Accellera Systems Initiative

Skip to Page Content
Accellera Systems Initiative
  • Home
  • About Us
    • Overview
    • Policies and Procedures
    • Board of Directors
    • Members
    • How to Join
    • FAQ
    • Awards
    • Scholarship
    • Design & Verification Conference
    • Contact Us
    • Site Help
    • Confirm your email address
    • Email Thank You
    • The Early History of Accellera
  • Technical Activities
    • Overview
    • Working Groups
    • Proposed Working Groups
    • IEEE Activities
    • Acronyms and Definitions
    • SystemVerilog Mixed-Signal Interface Types
    • Federated Simulation User Group
  • Downloads
    • Overview
    • Accellera Standards
    • Drafts Under Public Review
    • IEEE Standards
  • Community
    • Overview
    • IP-XACT Community
    • OCP Community
    • Portable Stimulus Community
    • SystemC Community
    • UVM Community
  • Resources
    • Overview
    • Videos
    • Articles and Insights
    • Forums
    • Regional User Groups
    • Related Websites
  • News & Events
    • Press Releases
    • Events
    • Media Coverage
    • Newsletters
  • Workspace
  • BusDefs
    • BusDef Documentation
Member Sign in
  • Press Releases
  • Events
    • Accellera at DAC 2021
    • Accellera Day at DVCon 2019
    • Taiwan Event 2017
    • Event Registration
    • Accellera at DAC
    • Accellera Day at DVCon 2020
    • Accellera Day India 2020
    • Videos from Accellera Day at DVCon U.S. 2021
    • Accellera Day India 2018
      • Accellera Day India Registration
    • Accellera Day at DVCon U.S. 2022
    • Accellera at DAC 2022
    • SystemC Evolution Events
    • Accellera at DVCon U.S. 2023
    • Accellera at DAC 2023
    • Accellera at DVCon U.S. 2024
    • Accellera at DVCon U.S. 2024
  • Media Coverage
  • Newsletters
    • December 2015
    • August 2015
    • February 2014
    • November 2013
    • May 2013
    • February 2013
    • December 2012
    • August 2012
    • May 2012
    • February 2012
    • November 2011
    • April 2011
    • April 2010
    • December 2009
    • November 2009
    • January 2009
    • September 2008
    • December 2007
    • May 2015
    • February 2015
    • December 2014
    • September 2014
    • July 2014
    • May 2014
    • February 2016
    • May 2016
    • August 2016
    • November 2016
    • February 2017
    • May 2017
    • August 2017
    • November 2017
    • February 2018
    • June 2018
    • September 2018
    • December 2018
    • February 2019
    • May 2019
    • September 2019
    • December 2019
    • February 2020
    • July 2020
    • Community Newsletter: October 2020
    • December 2020
    • February 2021
    • May 2021
    • August 2021
    • November 2021
    • February 2022
    • June 2022
    • August 2022
    • November 2022
    • February 2023
    • June 2023
    • August 2023
    • December 2023
    • February 2024
    • May 2024
    • September 2024
    • November 2024
    • February 2025
  1. Home
  2. News & Events
  • 2025
  • 2024
  • 2023
  • 2022
  • 2021
  • 2020
  • 2019
  • 2018
  • 2017
  • 2016
  • 2015
  • 2014
  • 2013
  • 2012

2025

March 19thAccellera Announces IEEE Standard 1801™-2024 is Available Through IEEE GET Program
February 24thAccellera Announces SystemC Summer of Code Program
February 20thKarsten Einwich to Receive Accellera Systems Initiative Technical Excellence Award
February 4thAccellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release

2024

August 29thAccellera Unveils Portable Test and Stimulus Standard 3.0, Ushering in a New Era of Verification Efficiency
June 24thAccellera Announces Formation of the Federated Simulation Standard Working Group
March 4thAccellera Announces IEEE 1800™-2023 Standard Available Through IEEE GET Program
March 4thAccellera Approves Verilog-AMS 2023 Standard for Release
February 27thAccellera Systems Initiative Honors Shalom Bresticker with First Distinguished Service Award
February 7thAccellera Forms SystemVerilog Mixed-Signal Interface Types Working Group

2023

November 8thAccellera Announces IEEE 1666™-2023 Standard Available Through IEEE GET Program
October 31stAccellera Clock Domain Crossing Draft Standard 0.1 Now Available for Public Review
October 10thAccellera Releases Portable Test and Stimulus Standard 2.1
August 22ndAccellera Announces Proposed Working Group to Explore Federated Simulation Standard
March 1stAccellera Systems Initiative Posthumously Honors Phil Moorby with 2023 Technical Excellence Award
January 17thAccellera Announces the Formation of the Clock Domain Crossing Working Group
January 17thAccellera’s Security Annotation for Electronic Design Integration Standard 1.0 Moves Toward IEEE Standardization

2022

August 2ndAccellera Announces Proposed Working Group to Explore Clock Domain Crossing Standard
July 12thAccellera Honors Lynn Garibaldi with 2022 Leadership Award

2021

July 14thAccellera Board Approves Security Annotation for Electronic Design Integration Standard 1.0 for Release
April 14thAccellera Board Approves Portable Test and Stimulus Standard 2.0
April 6thDraft of Accellera Security Annotation for Electronic Design Integration (SA-EDI) Standard 1.0 Now Available for Public Review from the IP Security Assurance Working Group
February 23rdMatthew Ballance to Receive Accellera Systems Initiative Technical Excellence Award
February 10thAccellera Day at DVCon U.S. 2021

2020

December 16thUVM Reference Implementation Aligned with IEEE 1800.2-2020 Standard
November 18thDraft of Accellera Portable Test and Stimulus Standard 2.0 Now Available for Public Review
February 25thPhilipp A. Hartmann to Receive Accellera Systems Initiative Technical Excellence Award
February 18thAccellera Forms Functional Safety Working Group to Standardize Data for Interoperability & Traceability in the Functional Safety Lifecycle

2019

November 19thUVM-AMS Working Group Formed to Standardize UVM Analog/Mixed-Signal Extensions
October 28thAccellera Announces Standardization Initiative to Address Design Automation and Tool Interoperability for Functional Safety
July 31stAccellera Announces Public Source Code Repository
April 24thAccellera Announces Proposed Working Group to Standardize UVM Analog/Mixed-Signal Extensions
February 19thTom Fitzpatrick to Receive Accellera Systems Initiative Technical Excellence Award

2018

November 13thAccellera Announces Availability of UVM 2017-1.0 Reference Implementation
September 6thAccellera Forms IP Security Assurance Working Group
June 26thAccellera Approves New Portable Test and Stimulus Standard
June 26thAccellera Approves New Portable Test and Stimulus Standard - Quote Sheet
June 19thAccellera Systems Initiative to honor Martin Barnasconi with 2018 Leadership Award
June 13thSystemC Ecosystem Gets Boost with Accellera’s New SystemC CCI 1.0 Standard
March 19thAccellera Announces Proposed Working Group to Define an IP Security Assurance Specification
March 5thAccellera Portable Test and Stimulus Early Adopter II Release Available for Public Review
February 20thAccellera Systems Initiative Honors Richard Weber with 2018 Technical Excellence Award
February 8thAccellera Systems Initiative Announces its 2018 Board of Directors and Officers

2017

October 16thAccellera Systems Initiative Advances the SystemC Ecosystem with a New Core Language Library
June 15thAccellera Portable Stimulus Early Adopter Specification Now Available for Public Review
June 13thShishpal Rawat to Receive Accellera Systems Initiative 2017 Leadership Award
April 12thIEEE 1800.2™ for UVM Approved as an IEEE Standard
February 22ndTom Alsop (of Intel) Named Accellera Systems Initiative 2017 Technical Excellence Award Recipient
February 22ndAccellera Day Opens DVCon U.S. on Monday, February 27 with Three Timely Tutorials
February 13thLu Dai of Qualcomm Elected Chair of the Board of Accellera

2016

August 15thAccellera Announces Relicensing of SystemC Reference Implementation under the Apache 2.0 License
August 15thAccellera Adds DVCon China in 2017
May 31stAccellera Systems Initiative to Honor Shrenik Mehta with the 2016 Leadership Award
May 3rdIEEE Releases the Accellera SystemC AMS Standard as IEEE 1666.1™-2016
February 29thIEEE Standards Association and Accellera Systems Initiative Renew IEEE Get Program Sponsorship
February 22ndErwin de Kock Receives Accellera Systems Initiative Technical Excellence Award

2015

August 20thAccellera Systems Initiative Announces SCE-MI 2.3
July 30thAccellera Systems Initiative Delivers UVM 1.2 to IEEE for Standardization
June 2ndBill Read to Receive Accellera Systems Initiative Leadership Award
March 2ndAccellera Systems Initiative UVM 1.2 Proceeds to IEEE Standardization
March 2ndAccellera Systems Initiative UVM 1.2 Proceeds to IEEE Standardization - Quote Sheet
February 25thJustin Refice Receives Accellera Systems Initiative Technical Excellence Award
February 11thAccellera Systems Initiative Forms Portable Stimulus Working Group
February 11thAccellera Systems Initiative Forms Portable Stimulus Working Group - Quote sheet

2014

June 24thAccellera Systems Initiative Releases UVM 1.2
June 3rdAccellera Systems Initiative Enhances Mixed-signal Modeling and Verification in Verilog-AMS 2.4 Standard
May 29thSynopsys' Yatin Trivedi to Receive 2014 Accellera Leadership Award
April 24thAccellera Systems Initiative advances the SystemC ecosystem with the release of the core language and verification libraries
March 3rdAndy Goodrich Receives Accellera Systems Initiative Technical Excellence Award
February 13thEDA and IP Standards Highlight Accellera Day, March 3 at 2014 Design and Verification Conference and Exhibition

2013

October 15thAccellera Systems Initiative Acquires Open Core Protocol Standard and Infrastructure to Strengthen Interoperability in Electronic Standards Development
September 30thAccellera Systems Initiative Enhances IP-XACT Standard with New Vendor Extensions for Analog/Mixed-Signal and Low-Power Designs
May 30thAccellera Systems Initiative Names Stan Krolikoski Recipient of 2013 Leadership Award
May 30thIEEE-SA and Accellera Team to Deliver 1801 Unified Power Format Standard
April 16thAccellera Systems Initiative Announces Standard for Tracking Soft Intellectual Property Usage through the Semiconductor Design and Development Process
April 3rdAccellera Systems Initiative Launches Working Group to Standardize Interoperability of Multiple Language Verification Environments and Components
March 19thAccellera Systems Initiative Completes SystemC AMS 2.0 Standard for Mixed-Signal Design of Electronic Systems
March 19thAccellera Systems Initiative Completes SystemC AMS 2.0 Standard for Mixed-Signal Design of Electronic Systems - Quote Sheet
February 25thIEEE Standards Association and Accellera Systems Initiative Team to Deliver Revised SystemVerilog Standard through IEEE Get Program
February 21stJanick Bergeron Receives Accellera Systems Initiative Technical Excellence Award
February 14thAccellera Systems Initiative Day Kicks off the 2013 Design and Verification Conference, February 25

2012

November 15thNominations for Accellera Systems Initiative's Technical Excellence Award Open through January 18
July 16thNew SystemC Library Now Available from Accellera Systems Initiative
June 4thAccellera Systems Initiative Unified Coverage Interoperability Standard (UCIS) 1.0 - Quote Sheet
June 4thAccellera Systems Initiative Rolls Out the Unified Coverage Interoperability Standard (UCIS)
May 30thDennis Brophy to Receive Accellera Systems Initiative Leadership Award
May 24thSynopsys Honors Accellera Systems Initiative with 2012 Tenzing Norgay Interoperability Achievement Award
May 23rdAccellera Systems Initiative Hosts User Events at the 2012 Design Automation Conference
March 29thISCUG 2012 Slated for April 9-10 in Bangalore
March 13thAccellera Systems Initiative Drafts SystemC AMS 2.0 Standard to Advance Dynamic and Reactive Mixed-Signal System Design
February 24thJohn Aynsley Is First to Receive Accellera Systems Initiative Technical Excellence Award
February 21stAccellera Systems Initiative Announces IEEE 1666 SystemC Language Standard for Electronic System-Level Design Is Available for Download at No Charge
February 7thAccellera Systems Initiative Announces "Accellera Systems Initiative Day" at Its 2012 Design and Verification Conference and Exhibition (DVCon)
January 16thAccellera Systems Initiative Announces Call for Nominations for 2012 Technical Excellence Award for EDA and IP Standards Contributions
  • Social
  • LinkedIn
  • X
  • Vimeo
  • More >
  • Related Sites
  • Accellera Forums
  • Member Workspace
  • systemc.org
  • More >
  • Communities
  • IP-XACT
  • OCP
  • Portable Stimulus
  • SystemC
  • UVM
  • Help
  • Site Help
  • Contact Us

Copyright © 2025 Accellera Systems Initiative.
All rights reserved.

Privacy | Trademarks