Join Us for Accellera Day at DVCon U.S. 2021

DVCon US 2021Monday, March 1
Virtual Conference

Accellera invites you to join us as we open DVCon U.S. with a day focused on standards development and technologies that you can apply immediately and those that will help to shape future activity.

Accellera Day consists of a tutorial, five short workshops, and a UVM Birds of a Feather presented by Accellera working groups.

For more information and to register, see the registration page. Registration for the keynote, panels, Birds of a Feather and exhibits-only is free, but registration is required for access.

In addition, following the keynote on Tuesday, March 2, Accellera Chair Lu Dai will give a brief update on Accellera activities and Accellera Technical Committee Chair Martin Barnasconi will present the 2021 Technical Excellence Award to this year’s recipient. The Accellera Technical Excellence Award recognizes the tremendous achievements of Accellera Working Group members by selecting outstanding contributors to our standards development processes.

For the complete DVCon U.S. 2021 schedule, including a list of tutorials, short workshops, panels, posters, exhibitors, and virtual events, see the full DVCon U.S. program agenda.

Accellera Day Events

 

Tutorial: Portable Stimulus 2.0 Is Here: What You Need to Know

9:00am-11:00am
Zoom Room #1

The Portable Test and Stimulus Standard (PSS) from Accellera lets you create a single representation of stimulus and test scenarios that are usable by a variety of users across different platforms and different integration levels throughout a verification project. This tutorial will share some of the important new features coming in v2.0 that were added to enhance the usability, programmability and portability of PSS. Presented by members of Accellera’s Portable Stimulus Working Group

Details >

 

Workshop: UVM-SystemC Randomization - Updates From The SystemC Verification Working Group

9:00am-10:00am
Zoom Room #2

Presented by members of the SystemC Verification Working Group, this workshop will introduce the basic concepts of UVM-SystemC and show how constrained randomization and functional coverage can be integrated to build a verification environment using the current UVM-SystemC library. Currently, the working group is working on the standardization of a common randomization layer based on CRAVE, a C++ and SystemC constraint randomization library. The workshop will show how constrained randomization can be used within SystemC and integrated into UVM-SystemC verification environments.

Details >

 

Workshop: Getting to Know Accellera’s Emerging Hardware Security Standard: Security Annotation for Electronic Design Integration

9:00am-10:00am
Zoom Room #3

Presented by members of the IP Security Assurance Working Group, this workshop will introduce an emerging new standard called Security Annotation for Electronic Design Integration (SA-EDI) to address security concerns in a manner that is low-overhead, non-disruptive, and scalable across IP families. The standard specifies an approach to provide information about the IP security relevant to the integrator and recommended mitigations to implement and risk to address. At the conclusion of this session, attendees will better understand risks associated with IP and become familiar with the SA-EDI standard, including how it can be applied and when it will be available for reference.

Details >

 

Workshop: UVM-AMS: A UVM-Based Analog Verification Standard

11:30am-12:30pm
Zoom Room #1

Members of the UVM-AMS Working Group will share the work done so far in developing a comprehensive and unified analog/mixed-signal verification methodology based on UVM to improve analog mixed signal and digital mixed signal verification of integrated circuits and systems.

Details >

 

Workshop: Multi-Language Verification Framework Standardization and Demo

11:30am-12:30pm
Zoom Room #2

In this workshop, members of the Multi-Language Verification Working Group (MLVWG) presents the current status of the proof-of-concept implementation and demonstrates its capabilities. A multi-language example is presented, which combines the UVM library in SystemVerilog and SystemC. Based on this example, the multi-language verification framework, its foundation concepts and the API targeted for standardization is explained and discussed. In addition, multi-language-specific UVM standardization requirements will be presented and language extensions will be proposed to address seamless integration and interoperability between UVM verification frameworks in SystemVerilog and SystemC.

Details >

 

Workshop: An Introduction to the Accellera Functional Safety Working Group Standardization Effort

11:30am-12:30pm
Zoom Room #3

This workshop will be presented by members of the Functional Safety Working Group. Accellera formed a working group of functional safety practitioners and experts from the industry to develop a standard that will provide a standardization definition of the Functional Safety data exchange to improve automation, interoperability, and traceability of the implementation of the Functional Safety guidelines and best practices during the lifecycle. The standard plans to capture a data model, language, or format to exchange data seamlessly among functional safety work products and across layers of the supply chain. This workshop presents some of the challenges in the industry for managing the exchange of data related to functional safety and then the goals and mission of the Accellera Functional Safety Working Group towards a new standard to address those challenges.

Details >

 

UVM Birds of a Feather

10:30am-11:30am
Zoom Room #4
(Included in the Exhibits ONLY Pass)

The Accellera UVM Working Group has recently delivered a UVM library to match the IEEE 1800.2-2020 specification and is now considering which enhancements and bug fixes to work on next that would most benefit the user community. A complication is that many in the user community are still using older versions of UVM and so would not benefit from improvements to the 1800.2-2020 library. This session will gather feedback from the user community through polling and a live Q&A to understand what could be done to help users get to 1800.2-2020 as well as what types of improvements would be the most useful. Attendance to the Birds of a Feather is free, but registration through DVCon is required to access the platform.

Details >

 


Accellera Global Sponsors

CadenceSiemens EDASynopsys