Skip Nav
Home » News & Events

News Room

Justin Refice Receives Accellera Systems Initiative Technical Excellence Award

"I'm honored to receive this prestigious award from my peers," said Mr. Refice, who serves as a Senior Verification Engineer at NVIDIA. "The development of UVM has truly been a collaborative effort of the UVM WG. I am privileged to be able to work with such an outstanding, skilled group of individuals. It's gratifying to see the progression of UVM in the industry and the benefits being realized by the user community."

NVIDIA's Refice will be recognized for his contributions to UVM at DVCon on March 2, 2015

Elk Grove, Calif., February 25, 2015 -- Accellera Systems Initiative (Accellera) announced today that Justin Refice, a member of the Universal Verification Methodology Working Group (UVM WG), is the recipient of the fourth annual Accellera Technical Excellence Award. The award is being presented at the Design and Verification Conference and Exhibition (DVCon) on Monday, March 2, 2015 during the Accellera Day luncheon from 12:00-1:30pm at the DoubleTree Hotel in San Jose, California. The award ... More »

Latest Accellera Systems Initiative Press Releases
Justin Refice Receives Accellera Systems Initiative Technical Excellence Award 25 Feb 2015
Accellera Systems Initiative Forms Portable Stimulus Working Group 11 Feb 2015
Accellera Systems Initiative Forms Portable Stimulus Working Group - Quote sheet 11 Feb 2015
Accellera Systems Initiative Releases UVM 1.2 24 Jun 2014
Accellera Systems Initiative Enhances Mixed-signal Modeling and Verification in Verilog-AMS 2.4 Standard 03 Jun 2014
Synopsys' Yatin Trivedi to Receive 2014 Accellera Leadership Award 29 May 2014
Accellera Systems Initiative advances the SystemC ecosystem with the release of the core language and verification libraries 24 Apr 2014
Andy Goodrich Receives Accellera Systems Initiative Technical Excellence Award 03 Mar 2014

Past Press Releases | Past Member Press Releases | Search Press Releases |

Latest Member Press Releases
European Project "VERDI" provides Universal Verification Methodology (UVM) in SystemC to Accellera Systems Initiative as new industry standard proposal 02 Jun 2014
Agnisys, Inc. joins Accellera Systems Initiative 06 Aug 2013
STMicroelectronics, ARM and Cadence Improve Tool and Model Interoperability with Three Joint Contributions to Accellera Systems Initiative 29 Jul 2013
Virtual Platform - Quick Start Package (VP-QSP) from CircuitSutra 01 May 2013
Mentor Graphics Verification Academy Launches Coverage Cookbook 19 Nov 2012
Synopsys Honors Accellera Systems Initiative with 2012 Tenzing Norgay Interoperability Achievement Award 24 May 2012
Mentor Graphics Drives Broader Adoption of UVM 22 Feb 2012
ASTC joins Accellera Systems Initiative 28 Dec 2011

Past Press Releases | Past Member Press Releases | Search Press Releases |

Latest Media Coverage
Links to external sites will open in a new window.
Accellera Adds Portable Stimulus Group

Accellera created a working group for the portable test and stimulus, which would allow engineering teams to create the test once and be able to run it throughout the flow.

Semiconductor Engineering
11 Feb 2015
Accellera Systems Initiative Forms Portable Stimulus Working Group

Proposed standard to specify verification intent and behaviors reusable across multiple target platforms

Electronic Engineering Journal
11 Feb 2015
Intel's Shishpal Rawat: Multiple hats, Singular focus

Last week I had a chance to chat by phone with Accellera Chair Shishpal Rawat, and when I say chance that's accurate. Rawat is so busy these days, it's hard to believe he has time for any extraneous conversations. Not only does he have a full-time job at Intel, he has been chair of Accellera for four years and now is ramping up to take over the reins at CEDA at well.

EDACafe
25 Sep 2014
Accellera Updates UVM Standard

New verification standard readied for submission to IEEE; 90-day public comment period begins.

Semiconductor Engineering
01 Jul 2014
Accellera Enhances Mixed-signal Modeling and Verification in Verilog-AMS 2.4 Standard

Accellera announces it has developed new verification and design modeling extensions for its Verilog-AMS standard. Verilog-AMS provides powerful structural and behavioral modeling capabilities for mixed-signal designs in which the effects of, and interactions among, different disciplines such as electrical, mechanical, fluid dynamics and thermal are important.

Low-Power Design
03 Jun 2014
Accellera publishes SystemC-AMS 2.0 standard

Accellera Systems Initiative has published the language reference manual for the latest version of its mixed-signal simulation environment based on SystemC. Version 2.0 of SystemC-AMS adds support for more dynamic behaviors in the analog domain.

Tech Design Forum
20 Mar 2013

Past Media Coverage

Subscribe to the Press Releases and Media Coverage RSS Feed