Portable Stimulus Tutorial Now Available
Our three-part webinar series on Portable Stimulus is now available on demand. Derived from the Accellera Portable Stimulus Tutorial presented at DVCon U.S. in February 2017, the "Creating Portable Stimulus Models with the Upcoming Accellera Standard" tutorial provides an in-depth look at the upcoming Accellera Portable Test and Stimulus standard that will permit the creation of a reusable model for a variety of users across different levels of integration under different configurations. The tutorial is divided into three parts:
Part 1 begins with a discussion of verification productivity, the reasons the Portable Stimulus Standard was undertaken and the goals of the standardization effort. It also provides a detailed technical overview of many of the concepts and language constructs being used to enable portable scenario-level specification of stimulus and verification intent.
Part 2 builds on the previous discussion in Part 1 of concepts and constructs, showing how block-level stimulus and verification intent models can be reused and augmented to describe system-level scenarios. It also discusses how a Portable Stimulus model may be used to generate a test implementation on multiple platforms.
Part 3 discusses how to model coverage in PSS and how a hardware/software interface layer could be used to improve portability of stimulus models.
SystemC 2.3.2 Public Review Now Open
The Accellera SystemC Language Working Group has released the proposed SystemC 2.3.2 for testing and feedback from the community.
This is a maintenance release with some new features including a foundation for C++11/14 enablement, a centralized global name registry enabling CCI naming requirements, new TLM socket and sc_signal base classes, and updated compiler and platform support including Windows DLL support and an experimental CMake build system. There are also many bug-fixes and general clean-up.
Licensed under Apache 2.0, the release package contains the SystemC class library and the regression test suite. It can be downloaded here.
April 19, 2017
Parkyard Hotel Shanghai
Registration open | Advance rates until April 7
Accellera Taiwan Forum for System Level Verification & Design
April 21, 2017
Find out more >
Event Dates Announced
Subscribe to our mailing list:
- February newsletter now available
- Article: DVCon India 2016: A Success in the Making
- Article: DVCon: Building a Community Through Quality Conferences
- Accellera Standards Technical Update video presentation
- System-Level Modeling for Today and Tomorrow with SystemC video presentation
- New Portable Stimulus Working Group
- IEEE 1800.2™ for UVM Approved as an IEEE Standard
April 11th, 2017
- Tom Alsop (of Intel) Named Accellera Systems Initiative 2017 Technical Excellence Award Recipient
February 22nd, 2017
- Accellera Day Opens DVCon U.S. on Monday, February 27 with Three Timely Tutorials
February 22nd, 2017