Subject: Section 7.7.9.1 - Initial Blocks - Illegal??
From: Clifford E. Cummings (cliffc@sunburst-design.com)
Date: Wed Apr 10 2002 - 16:02:43 PDT
Hi, All -
Reviewing draft D2.1, I came across the statement in section 7.7.9.1 that
"The initial statement shall be supported only for ROM modeling as
described in 5.6.2. It shall be ignored in all other contexts."
I thought we made initial block illegal except for ROM usage. Ignored
initial blocks are exceptionally dangerous since this can cause a mismatch
between pre-synthesis and post-synthesis simulations.
Comments?
Regards - Cliff
//*****************************************************************//
// Cliff Cummings Phone: 503-641-8446 //
// Sunburst Design, Inc. FAX: 503-641-8486 //
// 14314 SW Allen Blvd. E-mail: cliffc@sunburst-design.com //
// PMB 501 Web: www.sunburst-design.com //
// Beaverton, OR 97005 //
// //
// Expert Verilog, Synthesis and Verification Training //
//*****************************************************************//
This archive was generated by hypermail 2b28 : Wed Apr 10 2002 - 16:08:29 PDT