Verilog Synthesis WG Meeting minutes: March 11, 2002

Subject: Verilog Synthesis WG Meeting minutes: March 11, 2002
From: Jayaram Bhasker (jbhasker@Cadence.COM)
Date: Fri Mar 15 2002 - 13:47:24 PST

• Next message: Clifford E. Cummings: "Re: Assignments in the Verilog RTL Synthesizes draft"
• Previous message: Paul Graham: "Re: recursive instantiations of modules - MORE"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Here are the minutes for the face-to-face meeting held at Mentor Graphics on March 11, 2002:

Attendees:

Steve Golson
Muzaffar Kal
J Bhasker

We went over Cliff's proposal and draft feedback.

  - MuzaffarK: pg 4, LRM definition refers to 1995. Needs to be corrected.

  - SteveG: Annex proposal "Assignments statements..." section, did not like wording
    "synthesis tools typically build the logic ... will be wrong". Suggested wording -
    "incorrect logic may be generated with warnings".

  - SteveG: Annex proposal "Functions": would like to see some more explanation as to why
    there is discrepancy.

Next meeting is a telecon on Fri March 22.

- bhasker

• Next message: Clifford E. Cummings: "Re: Assignments in the Verilog RTL Synthesizes draft"
• Previous message: Paul Graham: "Re: recursive instantiations of modules - MORE"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Fri Mar 15 2002 - 13:56:10 PST