Subject: Synplicity Pragmas for IEEE VLOG Synthesis standard
From: VhdlCohen@aol.com
Date: Mon Dec 10 2001 - 17:41:48 PST
I sent the following to Krishna, from Synplicity. The document is not
attached here, but was sent separately to Krishna.
Krishna,
Attached is a list of Synplicity's pragmas that we would like to put into our
IEEE synthesis document. Because of "legality stuff". I need your review and
company aproval to include all, or pieces of that document. I am also asking
you to edit that document as you see fit, and send it to <A HREF="mailto:vlog-synth@eda.org">vlog-synth@eda.org</A>
If you need further clarification, or more effort on my part, please let me
know.
Thanks,
Ben
----------------------------------------------------------------------------
Ben Cohen Publisher, Trainer, Consultant (310) 721-4830
<A HREF="http://www.vhdlcohen.com/">http://www.vhdlcohen.com/> vhdlcohen@aol.com
Author of following textbooks:
* Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn
0-9705394-2-8
* Component Design by Example ", 2001 isbn 0-9705394-0-1
* VHDL Coding Styles and Methodologies, 2nd Edition, 1999 isbn 0-7923-8474-1
* VHDL Answers to Frequently Asked Questions, 2nd Edition, isbn 0-7923-8115
------------------------------------------------------------------------------
This archive was generated by hypermail 2b28 : Mon Dec 10 2001 - 17:47:56 PST