Subject: ROM RAM Update 12/07/01 + SYNP attributes
From: VhdlCohen@aol.com
Date: Fri Dec 07 2001 - 16:21:35 PST
Attached is the rom/ram update. I added more explanation on the format of
the %readmemb $readmemh. That information was extracted from the LRM.
I also added a sample binary file, and tested it (without the attribute) on
NC-SIM.
Cliff, thanks for all your suggestions.
On the subject of Synplicity's pragmas, I first need to send the
recommendations and documentation (that I'll generate) to
krishna@synplicity.com (Krishna Garlapati) to insure approval from
Synplicity. I may even have Krishna send and edit the document that I'll
prepare (legality stuff ...).
Ben
----------------------------------------------------------------------------
Ben Cohen Publisher, Trainer, Consultant (310) 721-4830
<A HREF="http://www.vhdlcohen.com/">http://www.vhdlcohen.com/> vhdlcohen@aol.com
Author of following textbooks:
* Real Chip Design and Verification Using Verilog and VHDL, 2002 isbn
0-9705394-2-8
* Component Design by Example ", 2001 isbn 0-9705394-0-1
* VHDL Coding Styles and Methodologies, 2nd Edition, 1999 isbn 0-7923-8474-1
* VHDL Answers to Frequently Asked Questions, 2nd Edition, isbn 0-7923-8115
------------------------------------------------------------------------------
This archive was generated by hypermail 2b28 : Fri Dec 07 2001 - 16:32:18 PST