Subject: Re: Verilog Synthesis Interoperability Working Group: Agendafor July 6, '01
From: Praveen Tiwari (ptiwari@delsoft.com)
Date: Thu Jul 05 2001 - 16:54:56 PDT
Hi,
I have attached a txt file which covers the following topics :
a) indexed part select
b) re entrant tasks & functions
Thanks
Praveen
"J. Bhasker" wrote:
> Here are the callin details:
>
> >From US, call 877.601.3551
> >From outside US, call +1-712-271-3620
> Passcode: 43657 (it is NOT 007007)
>
> - bhasker
>
> At 09:09 AM 5/30/01 -0400, J. Bhasker wrote:
> >The next Verilog Synthesis Interoperability Working Group phone
> >conference is scheduled for FRIDAY, JULY 06 from 12:00pm to 1:30pm
> >EASTERN STANDARD TIME.
> >
> >Call <info will be sent later>,
> >and enter the passcode 007007.
> >
> >Agenda:
> >
> >1. To discuss the synthesizability of the following new features
> > of Verilog-2000:
> > - generate block
> > - multidimensional arrays
> > - bit and part-select with arrays
> > - Enhanced file i/o
> > (others at future meetings)
> >
> >2. Looking for a leader to help out with the documentation.
> >
> >Future telecon dates: Aug 10, Sept 14
> >
> >Regards,
> >
> >- J. Bhasker, Cadence Design Systems (610-398-6312, jbhasker@cadence.com)
> > Chair, IEEE 1364.1 Verilog Synthesis Interoperability Working Group
> > Email: vlog-synth@eda.org, URL: http://www.eda.org/vlog-synth
> >
> >
This archive was generated by hypermail 2b28 : Thu Jul 05 2001 - 17:26:09 PDT