Compilation pragmas
Michael McNamara (mac@surefirev.com)
Fri, 23 Apr 1999 14:34:19 -0700 (PDT)
Jayaram Bhasker writes:
> Hi Folks,
>
> One of the issues discussed at the last 1364.1 WG meeting was whether a new
> construct in the upcoming version of the Verilog language (1364-1999)
> is needed to support conditional compilation, such as `rtl_synthesis on/off.
>
> The conclusion was that the two mechanisms currently available:
>
> // rtl_synthesis on/off (proposed in 1364.1)
>
> and
>
> `ifdef `fi (already in 1364-1995)
>
> are sufficient for modeling conditional compilation for synthesis purposes.
>
> If you disagree, please explain what kind of new construct you would like
> to see in the upcoming Verilog language (1364-1999) to support this.
>
> - bhasker
You are aware that Cadence is proposing adding to 1364-1999:
(* rtl_synthesis on *)
and in general, the construct-that-was-formally-known-as-attributes
for all the things that tool vendors placed in comments.
One question from that effort, was why 1364.1 prefixes the directive
with rtl_? Are you leaving room for // behavioral_synthesis on ?
--
/\ Michael McNamara <mac@surefirev.com>
/\// SureFire Verification Inc. 408-374-4100 x 100
/\///\ <http://www.surefirev.com> 408-374-4174 FAX
_\///\/ Formerly Silicon Sorcery
\//\/ Get my verilog emacs mode from
\/ <http://www.surefirev.com/verilog-mode.html>