Re: pragmas

jbhasker@lucent.com
Mon, 6 Jul 1998 13:20:52 -0400

I agree with Alain. The goal of the std is for model portability. We are
not interested in ensuring that the synthesized hardware be
standardized.

While I agree that there are many directives that are specific to each synthesis
tool that will direct to produce certain specific kind of hardware, we should
not use them as part of the modeling standard. The map_to_mux
directive only says what specific hardware to synthesize.

Other comments?

- bhasker

----- Begin Included Message -----

X-Authentication-Warning: server.eda.org: majordom set sender to owner-vlog-synth@vhdl.org using -f
From: owner-vlog-synth@vhdl.org (Alain RAYNAUD)
Orig-From: alain_raynaud@mentorg.com (Alain RAYNAUD)
Date: Mon, 6 Jul 1998 10:01:37 +0200
X-Mailer: Z-Mail (3.2.1 10apr95)
To: vlog-synth@eda.org
Subject: Re: pragmas
Mime-Version: 1.0
Sender: owner-vlog-synth@eda.org

On Jul 3, 2:10pm, Smith, Douglas J wrote:
>
> At the recent face-to-face meeting we discussed pragmas. One of
> the issues was a means of communicating to a synthesis tool that
> it should map directly to a multiplexer. As such I have am proposing
>
> // rtl_map_to_mux
>
> which can be associated with a case or if statement.

Sorry I missed the face-to-face meeting, so maybe this has been discussed
already.

However, I fail to understand the point of providing such a pragma. What does
it do?

As a tool writer, what should I do with it? Why not trust the optimizing engine
to generate whatever logic is best for the target architecture? What if the
same source code (with the pragma) is used to target completely different
architecture?

I don't really believe in the source code instructing the synthesizer of which
algorithm is best. Source code is known so stay around much longer than what
the original developer thought, and I'm afraid many pragmas would become
irrelevant in the process.

Basically, such pragmas tend to pollute the code with additional information
that may or may not be used. And, as you pointed out, one could make up
hundreds more of these for all kinds of cases. Until a new mapping algorithm
makes them all obsolete.

Alain.

-- 
-----------------------------------------------------------------------
 Alain RAYNAUD                                            META SYSTEMS 
 R&D Logic Design Team                                 Batiment Hermes 
                                                     4, rue Rene Razel 
 Tel: (33) 01 69 35 10 15                        91400 Saclay - FRANCE
 E-Mail: Alain_Raynaud@mentorg.com            Fax: (33) 01 69 35 10 10 
-----------------------------------------------------------------------

----- End Included Message -----