Re: Edge-sensitive sequential logic

jbhasker@lucent.com
Mon, 6 Jul 1998 10:05:12 -0400

Apurva:

>> I can prepare a similar proposal for Verilog too.

Please send your proposal to Ken Coffman as he is the Semantics task leader.

- bhasker