Subject: Re: New proposal for ROM definitions in functions and tasks
From: Clifford E. Cummings (cliffc@sunburst-design.com)
Date: Tue Nov 20 2001 - 17:02:31 PST
At 06:12 PM 11/15/01 -0500, VhdlCohen@aol.com wrote:
>Well,
>Here is another update. I took into account Stefen's comments.
>I did not "beautify" document.
>Ben
Hi, all -
Attached are two documents. The first is Ben's word file with my markups
and notes. The second is a pdf version of the file with all changes
implemented (it is sometimes easier to understand the markup changes if you
can see the final product).
Ben has done a nice job of assembling relevant examples. I think we still
need more explanation surrounding, introducing and explaining the examples.
I prettied-up the Verilog code per typical formatting that one would find
from experienced Verilog engineers. We still need to do more formatting
related to boxing some of the examples and fixing the boxes on others.
Regards - Cliff
//*****************************************************************//
// Cliff Cummings Phone: 503-641-8446 //
// Sunburst Design, Inc. FAX: 503-641-8486 //
// 14314 SW Allen Blvd. E-mail: cliffc@sunburst-design.com //
// PMB 501 Web: www.sunburst-design.com //
// Beaverton, OR 97005 //
// //
// Expert Verilog, Synthesis and Verification Training //
//*****************************************************************//
This archive was generated by hypermail 2b28 : Tue Nov 20 2001 - 17:12:00 PST