(look under "Draft Documentation" - A paper by Don Mills entitled RTL
Coding Styles That Yield Simulation and Synthesis Mismatches in PDF format.
This is a paper that Don and I co-authored for the Synopsys Users Group
Meeting this year and have posted it to assist in potentially putting
together one of the annexes for the upcoming IEEE 1364.1 Document)
My thanks to David Bishop for posting it there.
- Cliff
>Date: Fri, 14 May 1999 14:27:32 -0400 (EDT)
>From: dbishop@kodak.com (David Bishop)
>To: cliffc@sunburst-design.com
>Subject: Re: Functional Mismatches
>
>It is now on the "draft documentation" page.
>
>NAME: David W. Bishop
//********************************************************************//
// Cliff Cummings E-mail: cliffc@sunburst-design.com //
// Sunburst Design, Inc. Phone: 503-579-6362 / FAX: 503-579-7631 //
// 15870 SW Breccia Dr., Beaverton, OR 97007 //
// //
// Verilog & Synthesis Training //
// Verilog, VHDL, Synopsys, LMG, FPGA, Consulting and Contracting //
//********************************************************************//