IEEE has approved the PAR for the development of a Verilog Synthesis subset standard. The PAR number is 1364.1. The standard, when done, will be identified as IEEE Std 1364.1.
-- bhasker