Eli
Delivered-To: eli@interhdl.com
X-Authentication-Warning: server.eda.org: majordom set sender to owner-vlog-synth@vhdl.org using -f
From: "Smith, Douglas J" <djsmith@ingr.com>
Date: Fri, 3 Jul 1998 14:10:24 -0500
X-Mailer: Internet Mail Service (5.5.1960.3)
Sender: owner-vlog-synth@eda.org
Precedence: bulk
All,
At the recent face-to-face meeting we discussed pragmas. One of
the issues was a means of communicating to a synthesis tool that
it should map directly to a multiplexer. As such I have am proposing
// rtl_map_to_mux
which can be associated with a case or if statement.
The problem I see with this is that it could excalate, for example,
why not hae a pragma for mapping onto a counter.
Please send in and feedback. When I send out email to this reflector
I will include at the bottom a full list of proposed prgmas as they
exist at that point in time. Currently this is as follows.
Doug Smith
Verilog IEEE 1364.1 - proposed pragmas
======================================
The following pragmas are being proposed for the standard:
1. Conditional compilation pragmas
// rtl_synthesis off
// rtl_synthesis on
2. Case decoding pragmas
// rtl_full_case
// communicates to the synthesis tool case choices are exhaustive.
// rtl_parallel_case
// communicates to the synthesis tool case choices are mutually
exclusive.
3. Mapping to a multiplexer
// map_to_mux
// communicates to the synthesis tool to map directly to a
multiplexer
// and shall apply to case and if statements.
-- Eli Sternheim interHDL, Inc. 4984 El Camino Real, Suite 210 Los Altos, CA. 94022-1433 phone: 650-428-4200 fax: 650-428-4201 email: eli@interhdl.com web: http://www.interhdl.com ftp: ftp.interhdl.com