RE: [sv-ec] restriction on typedef on net.

typedefs define data types.
 
wire and var are kinds, not data types.
 
Data types are an attribute of a net or a variable.
 
Shalom


________________________________

	From: owner-sv-ec@server.eda.org
[mailto:owner-sv-ec@server.eda.org] On Behalf Of danielm
	Sent: Thursday, December 20, 2007 1:09 PM
	To: sv-ec@server.eda.org
	Subject: [sv-ec] restriction on typedef on net.
	
	
	Typedef cannot be used to define NET types. This is very
inconvienient ie we have code like below.
	 
	module add_sub (   
	    input add,
	    input sub,
	    input [24:0] fa,
	    input [24:0] fb,
	    output [24:0] sum
	    );  
	 
	Port signals like wire [24:0] are widely used in lots of module
declaration. 
	It would be nice to can wrtie it like below
	typedef wire [24:0] T;
	module add_sub (   
	    input add,
	    input sub,
	    input T fa,
	    input T fb,
	    output T sum
	    );  
	 
	Why LRM dissalows this?
	 
	DANiel

	-- 
	This message has been scanned for viruses and 
	dangerous content by MailScanner <http://www.mailscanner.info/>
, and is 
	believed to be clean. 

---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.