RE: [sv-ec] Testbench examples ...#1step

From: Jonathan Bromley <jonathan.bromley_at_.....>
Date: Sat Nov 04 2006 - 13:55:08 PST
Stu,

I offered two suggestions:
(1) redefine "input #0" to mean "input sampling in the current
    preponed region", which is a drastic change from the 
    current LRM as it removes the existing input #0 
    functionality;
(2) redefine "input #1step" to mean "input sampling in
    the current preponed region", which is probably less
    disruptive but means that it no longer makes much sense
    to use "step" as a time unit of general usefulness.

My personal preference is strongly for (1), but I fear
it will break too much existing code to be acceptable.

I wasn't entirely clear from your post which you were 
supporting - your first sentence describes my (1), but
your later discussion seems to be talking about (2).

> I would further suggest that we enhance the timeprecision 
> statement to allow something like:
>   timeunit 1ns;
>   timeprecision 1step;

That sounds useful but it has some repercussions
for implementations; decisions about the rounding of time
values would need to be postponed to elaboration time.
-- 
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24 1AW, UK
Tel: +44 (0)1425 471223                   Email: jonathan.bromley@doulos.com
Fax: +44 (0)1425 471573                           Web: http://www.doulos.com

The contents of this message may contain personal views which 
are not the views of Doulos Ltd., unless specifically stated.
Received on Sat Nov 4 13:55:18 2006

This archive was generated by hypermail 2.1.8 : Sat Nov 04 2006 - 13:55:31 PST