Re: [sv-bc] Errata in SV 3.1a LRM Section 18.4: inconsistent use of error and warning

From: Shalom Bresticker <Shalom.Bresticker@freescale.com>
Date: Wed Sep 01 2004 - 23:52:11 PDT

Stuart,

You meant 8.4.

Also, the effect of such an "error" is undefined in a run-time simulation.

Shalom

Does it end the simulation or
Stuart Sutherland wrote:

> Section 18.4, Selection Statements
>
> The description of unique if says "A software tool shall issue an error if
> it determines that more than one condition is, or can be, true."
>
> The description of unique case says "shall issue a warning message if more
> than one case item matches the case expression."
>
> The inconsistency of error versus warning does not make sense. These should
> both be warnings or both be errors.

--
Shalom Bresticker                        Shalom.Bresticker @freescale.com
Design & Reuse Methodology                           Tel: +972 9  9522268
Freescale Semiconductor Israel, Ltd.                 Fax: +972 9  9522890
POB 2208, Herzlia 46120, ISRAEL                     Cell: +972 50 5441478
[ ]Freescale Internal Use Only      [ ]Freescale Confidential Proprietary
Received on Wed Sep 1 23:52:26 2004

This archive was generated by hypermail 2.1.8 : Wed Sep 01 2004 - 23:52:31 PDT