RE: [sv-ec] {}

From: <jonathan.bromley_at_.....>
Date: Tue Jul 28 2009 - 13:35:36 PDT
> Is it agreed that empty unpacked array concatenations were to be 
allowed? 

I don't know about "agreed", but there's absolutely no doubt
in my mind that it should be legal and should denote an array
with no elements.  I don't see any difficulty here.  UACs 
are valid only as the source in an assignment-like context.
If the target is a variable-sized array, then it can have
a zero-length array assigned to it.  If the target is a
fixed-size array, then the zero-length source UAC must
inevitably be an error since its size is sure to be 
different from that of any possible fixed-size array.

I've raised Mantis 2831.

There still needs to be a normative footnote in Annex A
pointing out that {} is legal only as a UAC.... unless
there's a desire to permit empty concatenations.  I can
imagine the latter might, just possibly, be useful in 
the same way that null array slices are useful in VHDL.
-- 
Jonathan Bromley
Consultant

Doulos - Developing Design Know-how
VHDL * Verilog * SystemVerilog * SystemC * PSL * Perl * Tcl/Tk * Project 
Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24 1AW, 
UK
Tel:  + 44 (0)1425 471223                       Email: 
jonathan.bromley@doulos.com 
Fax:  +44 (0)1425 471573                        http://www.doulos.com

--------------------------------------------------------------------------------
Doulos Ltd is registered in England and Wales with company no. 3723454
Its registered office is 4 Brackley Close, Bournemouth International 
Airport,
        Christchurch, BH23 6SE, UK. 

This message may contain personal views which are not the views of
Doulos, unless specifically stated.


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Tue Jul 28 13:36:51 2009

This archive was generated by hypermail 2.1.8 : Tue Jul 28 2009 - 13:37:50 PDT