RE: [sv-ec] Ballot issue #182, Mantis 2514: Out of block constraints

From: Rich, Dave <Dave_Rich_at_.....>
Date: Tue Apr 21 2009 - 07:03:14 PDT
It's not too big a change if we can get consensus quickly.

Dave


-----Original Message-----
From: owner-sv-ec@server.eda.org [mailto:owner-sv-ec@server.eda.org] On
Behalf Of Jonathan Bromley
Sent: Tuesday, April 21, 2009 5:44 AM
To: Daniel Mlynek; 'sv-ec@eda.org'
Subject: RE: [sv-ec] Ballot issue #182, Mantis 2514: Out of block
constraints

[Daniel Mlynek]
> Why not add both keywords:
>  pure constraints
> and 
>  extern constraints
> 
> Same as it was finnaly cleared for methods

I think that would probably be a very good idea, but I
suspect it is too big a change for the ballot review.
-- 
Jonathan Bromley
Consultant

Doulos - Developing Design Know-how
VHDL * Verilog * SystemVerilog * SystemC * PSL * Perl * Tcl/Tk * Project

Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24
1AW, 
UK
Tel:  + 44 (0)1425 471223                       Email: 
jonathan.bromley@doulos.com 
Fax:  +44 (0)1425 471573                        http://www.doulos.com

------------------------------------------------------------------------
--------
Doulos Ltd is registered in England and Wales with company no. 3723454
Its registered office is 4 Brackley Close, Bournemouth International 
Airport,
        Christchurch, BH23 6SE, UK. 

This message may contain personal views which are not the views of
Doulos, unless specifically stated.



-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Tue Apr 21 07:05:16 2009

This archive was generated by hypermail 2.1.8 : Tue Apr 21 2009 - 07:06:00 PDT