[sv-ec] Compilation unit query

Hi,
I have a query related to the compilation unit.

Is the following testcase valid?

module top;
 wire w1;
 assign w1 = $unit::w; // compilation unit scope 
endmodule
reg w;

Here "w" is delared after it is used in the text.
Thanks
Kausik