[sv-bc] PROPOSAL: Reconciliation of SystemVerilog BNF with 8 recent Verilog errata fixes


Subject: [sv-bc] PROPOSAL: Reconciliation of SystemVerilog BNF with 8 recent Verilog errata fixes
From: Brad Pierce (Brad.Pierce@synopsys.com)
Date: Mon Oct 06 2003 - 17:04:44 PDT


Attached is a proposal that reconciles the SystemVerilog BNF
with some recent Verilog BNF fixes.

-- Brad




This archive was generated by hypermail 2b28 : Mon Oct 06 2003 - 17:11:02 PDT