Improving Verification Efficiency Using IP-XACT
Members of IP-XACT Technical Committee
Agenda

- Why is the IP-XACT Accellera Systems Initiative working group looking into verification?
- What is IP-XACT
- How IP-XACT can be used in verification
Major Consumer Electronics Trends 2011

- Media tablets galore!
- It’s smart everything!
- Everything is connected
  - 1 trillion connected devices, or 140 devices per person by 2013
- Video anywhere and anytime
  - Watch your shows on any device; And in 3D
- Smartphone, smart TV, smart grid, smart car
- The user experience is everything
  - Same user experience on any device
**Explosion in the Number of Protocols!**

- Rapidly increasing # of protocols on SoCs
- Highly optimized for end-user applications
  - PCIe, USB 3.0, Ethernet, SDIO, SATA6G, OCP 3.0, AMBA AXI4, ACE, ...

Consumers driving speed and features
Explosion in the Number of Protocols!

- Rapidly increasing # of protocols on SoCs
- Highly optimized for end-user applications
  - PCIe, USB 3.0, Ethernet, SDIO, SATA6G, OCP 3.0, AMBA AXI4, ACE, …

Companies keeping up with demand
SW is Half of Time-To-Market!

Source: IBS, Synopsys
Indicate the percentage of total project effort spent?
2010 N = 860; Margin of error = +/- 3%
Source: WW GUS Survey 2010
For your most recently taped-out design, how did the tapeout date compare to the initial tapeout target date?

2010 N = 575; Margin of error = +/- 4%

"Don’t know" and “N/A” responses are excluded from analysis.

Source: WW GUS Survey 2010
And it’s your Job to make sure it works!

Did I connect this core to my bus correctly?

Will this core do what I want?

How can I be sure it works properly?

Will I meet my performance goals?

Will it work in my technology?

Can I use it in my own tool environment?
So...

- **If you know how your components are configured**
  - Modes of operation
  - Register maps
  - Address space
  - Interface configurations
  - Language
  - ...

You can streamline your verification flow! **using IP-XACT XML**
Agenda

- Why is the IP-XACT Accellera Systems Initiative working group looking into verification?
- What is IP-XACT
- How IP-XACT can be used in verification
What is IEEE 1685-2009 (IP-XACT)

- An XML schema for language and vendor-neutral IP descriptions
- Includes a generator interface for “plug-in” functionality
- It has proven:
  - Low adoption costs
  - Value
  - The data needed to expand on for:
    - Verification
    - Software tools
    - Documentation
    - ...

**IP-XACT provides the information that you would expect to find in a data book in an electronic tool independent format so you can use the data to enhance your company’s productivity**
The IP-XACT Specification

- Is design language neutral
- Is design tool neutral
- Is efficient
- Is proven
- Is built on the existing XML (W3C) standard
- Includes a standardized API for generator integration (TGI)
- Validated and released in accordance with the IEEE policies

Why is this so important?
### Why is this Important?

**Languages used by IC/SoC Designers**

<table>
<thead>
<tr>
<th>Languages used to describe SOC design</th>
<th>Languages used to write SOC testbench &amp; assertions</th>
</tr>
</thead>
<tbody>
<tr>
<td>C++</td>
<td>44.4%</td>
</tr>
<tr>
<td>VHDL</td>
<td>41.7%</td>
</tr>
<tr>
<td>Verilog</td>
<td>38.9%</td>
</tr>
<tr>
<td>C</td>
<td>36.1%</td>
</tr>
<tr>
<td>SystemC</td>
<td>22.2%</td>
</tr>
<tr>
<td>System Verilog</td>
<td>22.2%</td>
</tr>
<tr>
<td>Netlists</td>
<td>8.3%</td>
</tr>
<tr>
<td>e</td>
<td>5.6%</td>
</tr>
<tr>
<td>Open Vera</td>
<td>5.6%</td>
</tr>
<tr>
<td>PSL</td>
<td>2.8%</td>
</tr>
<tr>
<td>In-House Developed</td>
<td>5.6%</td>
</tr>
<tr>
<td>Other</td>
<td>0.0%</td>
</tr>
<tr>
<td>N/A</td>
<td>11.1%</td>
</tr>
</tbody>
</table>

Source: VDC Research 2009 Service Year Track 1: Embedded Software Engineering Market Technologies

* Not offered as a choice

% > 100% due to multiple languages used in a project
What is an XML Schema?

- The purpose of a schema is to define the legal building blocks of an XML document
  - It defines the document structure with a list of legal elements

- An XML schema defines:
  - Elements and attributes that can appear in a document
  - Which elements are child elements
  - The number and order of child elements
  - Whether an element is empty or can include text
  - Data types for elements and attributes
  - Default and fixed values for elements and attributes
XML 101

- **XML does **NOT DO ANYTHING**
  - XML was created to structure, store, and transport information

- **XML is just plain text**
  - XML is nothing special. It is just plain text. Software that can handle plain text can also handle XML.
  - However, XML-aware applications can handle the XML tags specially.
  - The functional meaning of the tags depends on the nature of the application.

- **With XML you invent your own tags**
  - XML has no pre-defined tags
  - XML is designed to allow things like… IP-XACT and XML Schema
IP-XACT: An XML Schema for Components

- **IP-XACT** is an IEEE specification for documenting IP
  - Enables automated design creation and configuration
  - Tool independent
  - Machine readable

- **Benefits**
  - Documentation of all aspects of IP using an XML databook format
  - Documentation of models in a quantifiable and language-independent way
  - Enables designers to deploy specialist knowledge in their design
IP-XACT for Component Descriptions

- Component XML describes
  - Memory maps
  - Registers
  - Bus interfaces
  - Ports
  - Views (additional data files)
  - Parameters
  - Generators
  - File sets
Agenda

- Why is the IP-XACT Accellera Systems Initiative working group looking into verification?
- What is IP-XACT
- How IP-XACT can be used in verification
The information to help build your Verification Environment

Testbench
- Interface testing
- Functional testing
- Bandwidth testing
- Software testing
- Compliance testing
- Prototyping
- …

Test Scenarios
The information to help build your Verification Environment

Testbench

- Interface testing
- Functional testing
- Bandwidth testing
- Software testing
- Compliance testing
- Prototyping
- ...

Test Scenarios
Where to Connect the BFM?
What is the schema version?

```xml
<?xml version="1.0" encoding="utf-8" ?>
  <spirit:vendor>ThirdParty</spirit:vendor>
  <spirit:library>ThirdParty</spirit:library>
  <spirit:name>Subsystem1</spirit:name>
  <spirit:version>1.0</spirit:version>
  ...
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>HCLK_0</spirit:name>
      <spirit:description>Clock signal for AHB masters and slaves…</spirit:description>
      <spirit:busType spirit:vendor="amba.com" spirit:library="busdef.amba.amba2" spirit:name="ahb" spirit:version="r1p0" />
      <spirit:abstractionType spirit:vendor="amba.com" spirit:library="busdef.amba.amba2" spirit:name="ahb_rtl" spirit:version="r1p0" />
    </spirit:busInterface>
  </spirit:busInterfaces>
  ...
</spirit:component>
```
Where to Connect the BFM?
Find the top-level of the DUT

```xml
<?xml version="1.0" encoding="utf-8" ?>
  <spirit:vendor>ThirdParty</spirit:vendor>
  <spirit:library>ThirdParty</spirit:library>
  <spirit:name>Subsystem1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>HCLK_0</spirit:name>
      <spirit:description>Clock signal for AHB masters and slaves…</spirit:description>
      <spirit:busType spirit:vendor="amba.com" spirit:library="busdef.amba.amba2" spirit:name="ahb" spirit:version="r1p0"/>
      <spirit:abstractionType spirit:vendor="amba.com" spirit:library="busdef.amba.amba2" spirit:name="ahb_rtl" spirit:version="r1p0"/>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:system>
    <spirit:group>AHB_CLK</spirit:group>
  </spirit:system>
</spirit:component>
```

Clock signal for AHB masters and slaves...
Where to Connect the BFM?
Find the top-level interfaces

```xml
<?xml version="1.0" encoding="utf-8" ?>
  <spirit:vendor>ThirdParty</spirit:vendor>
  <spirit:library>ThirdParty</spirit:library>
  <spirit:name>Subsystem1</spirit:name>
  <spirit:version>1.0</spirit:version>

  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>HCLK_0</spirit:name>
      <spirit:description>Clock signal for AHB masters and slaves…</spirit:description>
      <spirit:busType spirit:vendor="amba.com" spirit:library="busdef.amba.amba2" spirit:name="ahb" spirit:version="r1p0" />  
      <spirit:abstractionType spirit:vendor="amba.com" spirit:library="busdef.amba.amba2" spirit:name="ahb_rtl" spirit:version="r1p0" />
    </spirit:busInterface>
  </spirit:busInterfaces>

  <spirit:system>
    <spirit:group>AHB_CLK</spirit:group>
  </spirit:system>
</spirit:component>
```

...
Where to Connect the BFM?

Find the top-level interfaces(2)

- `<spirit:busInterface>`
  - `<spirit:name>ex_i_ahb_AHB_Master</spirit:name>`
  - `<spirit:description>`Bus Master side of the AHB. On this interface the 'consumer's are AHB masters...</spirit:description>
  - `<spirit:busType vendor="amba.com" library="busdef.amba.amba2" name="ahb" version="r1p0" />
  - `<spirit:abstractionType vendor="amba.com" library="busdef.amba.amba2" name="ahb_rtl" version="r1p0" />
  - `<spirit:mirroredMaster />
    - `<spirit:portMaps>
      - `<spirit:portMap>
        - `<spirit:logicalPort>`
          - `<spirit:name>HSIZE</spirit:name>`
        - `<spirit:physicalPort>`
          - `<spirit:name>ex_i_ahb_AHB_Master_hsize</spirit:name>`
      - `<spirit:portMap>
        - `<spirit:logicalPort>`
          - `<spirit:name>HBURST</spirit:name>`
        - `<spirit:physicalPort>`
          - `<spirit:name>ex_i_ahb_AHB_Master_hburst</spirit:name>`
      - `<spirit:portMap>
        - `<spirit:logicalPort>`
          - `<spirit:name>HGRANTx</spirit:name>`
        - `<spirit:physicalPort>`
          - `<spirit:name>ex_i_ahb_AHB_Master_hgrant</spirit:name>`
What is inside the DUT?

Find the components

```xml
<?xml version="1.0" encoding="utf-8" ?>
  <spirit:vendor>ThirdParty</spirit:vendor>
  <spirit:library>ThirdParty</spirit:library>
  <spirit:name>design_Subsystem1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:componentInstances>
    <spirit:componentInstance>
      <spirit:instanceName>i_ahb</spirit:instanceName>
      <spirit:componentRef spirit:vendor="IPProvider" spirit:library="MyLibrary" spirit:name="i_ahb_NAME" spirit:version="2.10b" />
    </spirit:componentInstance>
    <spirit:componentInstance>
      <spirit:instanceName>i_apb</spirit:instanceName>
      <spirit:componentRef spirit:vendor="IPProvider" spirit:library="MyLibrary" spirit:name="i_apb_NAME" spirit:version="2.02b" />
    </spirit:componentInstance>
    <spirit:componentInstance>
      <spirit:instanceName>i_uart</spirit:instanceName>
      <spirit:componentRef spirit:vendor="IPProvider" spirit:library="MyLibrary" spirit:name="i_uart_NAME" spirit:version="3.12c" />
    </spirit:componentInstance>
  </spirit:componentInstances>
  <spirit:interconnections>
    <spirit:interconnection>
      <spirit:name>i_ahb_AHB_Slave_0</spirit:name>
      <spirit:activeInterface spirit:componentRef="i_apb" spirit:busRef="AHB_Slave" />
      <spirit:activeInterface spirit:componentRef="i_ahb" spirit:busRef="AHB_Slave_0" />
    </spirit:interconnection>
    <spirit:interconnection>
      <spirit:name>i_apb_APB_Slave</spirit:name>
      <spirit:activeInterface spirit:componentRef="i_uart" spirit:busRef="APB_Slave" />
    </spirit:interconnection>
  </spirit:interconnections>
</spirit:design>
```
What is inside the DUT?

Find the connections between components (Interface Level)

```xml
<?xml version="1.0" encoding="utf-8" ?>
  <spirit:vendor>ThirdParty</spirit:vendor>
  <spirit:library>ThirdParty</spirit:library>
  <spirit:name>design_Subsystem1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:componentInstances>
    <spirit:componentInstance>
      <spirit:instanceName>i_ahb</spirit:instanceName>
      <spirit:componentRef spirit:vendor="IPProvider" spirit:library="MyLibrary" spirit:name="i_ahb_NAME" spirit:version="2.10b"/>
    </spirit:componentInstance>
    <spirit:componentInstance>
      <spirit:instanceName>i_apb</spirit:instanceName>
      <spirit:componentRef spirit:vendor="IPProvider" spirit:library="MyLibrary" spirit:name="i_apb_NAME" spirit:version="2.02b"/>
    </spirit:componentInstance>
    <spirit:componentInstance>
      <spirit:instanceName>i_uart</spirit:instanceName>
      <spirit:componentRef spirit:vendor="IPProvider" spirit:library="MyLibrary" spirit:name="i_uart_NAME" spirit:version="3.12c"/>
    </spirit:componentInstance>
  </spirit:componentInstances>
  <spirit:interconnections>
    <spirit:interconnection>
      <spirit:name>i_ahb_AHB_Slave_0</spirit:name>
      <spirit:activeInterface spirit:componentRef="i_apb" spirit:busRef="AHB_Slave"/>
      <spirit:activeInterface spirit:componentRef="i_ahb" spirit:busRef="AHB_Slave_0"/>
    </spirit:interconnection>
    <spirit:interconnection>
      <spirit:name>i_apb_APB_Slave</spirit:name>
      <spirit:activeInterface spirit:componentRef="i_uart" spirit:busRef="APB_Slave"/>
      <spirit:activeInterface spirit:componentRef="i_apb" spirit:busRef="APB_Slave"/>
    </spirit:interconnection>
  </spirit:interconnections>
</spirit:design>
```
What is inside the DUT?
Find the connections between components (AdHoc Connections)
What is inside the DUT?
Find the connections between components (Hierarchical Connections)

- <spirit:hierConnections>
  - <spirit:hierConnection spirit:interfaceRef="SIO">
    <spirit:interface spirit:componentRef="i_uart" spirit:busRef="SIO" />
  </spirit:hierConnection>
  + <spirit:hierConnection spirit:interfaceRef="ex_i_ahb_AHB_Master">
    <spirit:interface spirit:componentRef="i_ahb" spirit:busRef="AHB_Master" />
  </spirit:hierConnection>
  - <spirit:hierConnection spirit:interfaceRef="PRESETn">
    <spirit:interface spirit:componentRef="i_uart" spirit:busRef="PRESETn" />
  </spirit:hierConnection>
  - <spirit:hierConnection spirit:interfaceRef="PCLK">
    <spirit:interface spirit:componentRef="i_uart" spirit:busRef="PCLK" />
  </spirit:hierConnection>
  - <spirit:hierConnection spirit:interfaceRef="HRESETn_0">
    <spirit:interface spirit:componentRef="i_ahb" spirit:busRef="HRESETn" />
  </spirit:hierConnection>
  </spirit:hierConnections>
  </spirit:design>
What is inside the DUT?

Find the Memory Map / Registers

```xml
<spirit:memoryMaps>
  <spirit:memoryMap>
    <spirit:name>uart_memory_map</spirit:name>
    <spirit:addressBlock>
      <spirit:name>uart_address_block</spirit:name>
      <spirit:baseAddress>0x0</spirit:baseAddress>
      <spirit:range>0x1000</spirit:range>
      <spirit:width>32</spirit:width>
    </spirit:addressBlock>
  </spirit:memoryMap>
</spirit:memoryMaps>

<spirit:name>RBR</spirit:name>
<spirit:description>Receive Buffer Register, reading this register when the DLAB bit is zero... </spirit:description>
<spirit:addressOffset>0x0</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:volatile>false</spirit:volatile>
<spirit:access>read-only</spirit:access>
  <spirit:reset>
    <spirit:value>0x0</spirit:value>
  </spirit:reset>
  <spirit:field>
    <spirit:name>rbr</spirit:name>
    <spirit:description>Receive Buffer Register: This register contains the data byte received on the serial input port ...</spirit:description>
    <spirit:bitOffset>0</spirit:bitOffset>
    <spirit:bitWidth>8</spirit:bitWidth>
    <spirit:access>read-only</spirit:access>
  </spirit:field>
  <spirit:field>
    <spirit:name>RSVD_RBR_31to8</spirit:name>
    <spirit:description>Reserved bits [31:8] - Read Only</spirit:description>
    <spirit:bitOffset>8</spirit:bitOffset>
    <spirit:bitWidth>24</spirit:bitWidth>
    <spirit:access>read-only</spirit:access>
  </spirit:field>
```

...
How do you do all this?

- Vendors have tools

- All IP-XACT design environments must support the TGI
  - You can expand the features of the design environment as you desire
  - You can easily parse the information
    - XML is ideal for parsing
  - Vendors have “things” to make your job easier
Generators – A Tool for Verification!

Generators are program modules that process IP-XACT XML data into ‘something useful’ for the design.

Key portable mechanism for encapsulating specialist design knowledge

Enables designers to deploy specialist knowledge in their design
Generators – Assembly of the Testbench

Key portable mechanism for encapsulating specialist design knowledge
Enables designers to deploy specialist knowledge in their design

Like a testbench!
Generators can be grouped into generator chains and invoked from the design environment

- Combining individual generators enables the creation of custom functionality, like *design specific verification tests*
- Example: A generator chain may combine a generic HDL netlist generator with a simulator specific compilation command generator to build a custom command to run a simulation
  - You can also automate connection of VIP to monitor, interfaces, registers, etc.
  - You may also want to develop stimulus runs to validate your design
  - Set-up different views of components to run more “focused” verification. C/C++, behavioral HDL, etc…

Generators can also be attached to a component

- The activate only of the component is included in the design
- Example: Check to see if a more up-to-date version of a component exists in a your companies RCS
Change Model Views

Testbench
- Interface testing
- Functional testing
- Bandwidth testing
- Software testing
- Compliance testing
- Prototyping
- …

Test Scenarios
The information to help build your Verification Environment

Testbench
- Interface testing
- Functional testing
- Bandwidth testing
- Software testing
- Compliance testing
- Prototyping
...

Test Scenarios
Compliance Testing Options

Pre-Silicon

FPGA Prototype

Development System

Post-Silicon

Development platforms

CPU(s)
On-chip bus IP
Interface IP

PHY IP
Other IP
New IP

UPF
SW
...
In Summary

- IP-XACT provides the information that you would expect to find in a data book
  - An XML schema for language and vendor-neutral IP descriptions
  - Generator interfaces for plug-in functionality
  - Easy to process with scripts, etc...
  - It has
    - Low adoption costs
    - Proven value at large companies
    - The data needed to expand on
      - Hardware verification
      - Software verification
      - Application verification
    - ...

Verification Automation Improvement Using IP-XACT

Members of IP-XACT Technical Committee
Use Case: Verification Automation Improvement Using IP-XACT

Kamlesh Pathak

STMicroelectronics
Agenda

- Typical challenges in verification
- IP-XACT offerings for verification automation
- Applying IP-XACT for verification automation
- Overcoming challenges
- Conclusion
- Q&A
Typical Challenges in Verification

- Developing testbench
  - IP Integration needs knowledge of IP
  - Mechanisms for accommodating IP configuration

- Use of multiple IP suppliers results in inconsistent IP verification views
  - Methodology, testbenches, coverage data, etc. Industry standards late

- Awareness and impact of IP implementation changes & known problems

- Concurrent IP development and SoC integration demands incremental maturity

- Difficult to debug complex interactions between IPs
Typical Challenges in Verification

- **Register implementation**
  - Handling register descriptions at multiple places
  - Cost, productivity, quality
  - Coherency between design teams

- **Writing register test cases**
  - Large number of registers

- **Impact of changes in specification**
  - Additions/changes are problematic and error prone

- **Reuse IP test cases at top level**
  - Huge effort! What subset is needed for integration verification?
IP-XACT Offerings for Verification Automation

- **Single description for all information**
  - All representations generated from the single source

- **Current version of IP-XACT (IEEE 1685-2009) provides**
  - Metadata to describe components, designs
    - Interfaces, ports, registers, bit-fields
    - Component instances, connections between components
    - Configurable attributes
  - Automated configuration of IPs
  - Automated composition, integration and configuration of verification environment
  - Automatic insertion of required transactors based on the abstraction
  - Parameters of design and verification components
  - Design configuration file
  - Easy interface for generators
IP-XACT Offerings for Verification Automation

- Supports verification components
  - Monitor interfaces
  - White-box interfaces
  - Complete API for metadata exchange and database querying
  - Generator plug-ins support to enable automated configuration

- Portability across multiple tools, multiple vendors, EDA

- Command line tools, GUI based tools, EDA

- Provides language and vendor independent description of the testbench configuration and connection to DUT
Applying IP-XACT for Verification Automation

- Based on IP-XACT (1.4/IEEE 1685-2009)

- Automatic IP Packaging in IP-XACT via
  - Functional specification (Framemaker, Word)
  - HDL (Verilog, VHDL)
  - Legacy format (PMAP), custom Excel descriptions

- Automatic generation of verification testbenches
  - From specs, Excel, EDA GUI, etc.
  - In TLM, RTL, mixed TLM-RTL abstraction

- Quickly adaptable to any change in DUT, design, etc.

- Reusable across different design teams and different projects
Applying IP-XACT for Verification Automation

Function specification -> Excel register description -> Legacy register description/HDL

IP-XACT packager

IP-XACT library

Third-party IPs

C test generator -> PLT Assembly (Excel/EDA) -> Design XML

C register test

Netlister (EDA) -> Verification

C header -> Functional test

/design/
Applying IP-XACT for Verification Automation

DUT and other related components and their connectivity

xls tables

Design import

IP-XACT Design XML

EDA netlister

Verification TB
Applying IP-XACT for Verification Automation

- Quickly adaptable to specification changes
- Single source ensures coherency
Applying IP-XACT for Verification Automation

**Single Source (IP-XACT XML)**

```xml
<spirit:name>MCR</spirit:name>
<spirit:addressOffset>0x0000</spirit:addressOffset>
<spirit:size>32</spirit:size>
<spirit:access>read-write</spirit:access>
<spirit:reset>
  <spirit:value>0x00004001</spirit:value>
</spirit:reset>
<spirit:field>
  <spirit:name>MSTR</spirit:name>
  <spirit:bitOffset>31</spirit:bitOffset>
  <spirit:bitWidth>1</spirit:bitWidth>
  <spirit:access>read-write</spirit:access>
  ... 
</spirit:field>
```

**C register test**

```c
#define MCR_SIZE     (32)
#define MCR_OFFSET (0x4)
#define MCR_RESET_VALUE (0x6)
#define MCR_BITFIELD_MASK (0xFFFFFFFF)
...
#define DATAREADY_OFFSET (0x0)
#define DATAREADY_WIDTH     (1)
#define DATAREADY_MASK    (0x1)
```

**ASM**

```asm
/* MCR - Module Configuration Register */
.equ DSPI_A_MCR, (DSPI_A_REGS_BASE+0x0)
```

**SV**

```sv
/* MCR - Module Configuration Register */
`define DSPI_A_MCR (`REG_BASE + 32'h0000_0000)
```

**C**

```c
errorNbr += VALregister_test_32(address, data);
pattern = 0x55555555;
errorNbr += RWregister_L_test_32(address, pattern, uart_data_RWMASK);
pattern = 0xFFFFFF00;
errorNbr += RWregister_L_test_32(address, pattern, uart_data_RWMASK);
```
Overcoming Flow Challenges

- **Bus-definition misalignment**
  - Integration issues due to misalignment in bus definitions
  - Use of own copy of bus definition/abstraction definition of same protocol
  - Inconsistency and misalignment between different teams

- **Solutions**
  - Standardize generic bus definitions
  - Centralized bus definitions used by different teams
Overcoming Flow Challenges

- One-to-many connections for bus interfaces are not allowed in IP-XACT
  - « IP-XACT SCR 2.3 : A particular component/bus interface combination shall appear in only one interconnection element in a design »

- Solutions
  - EDA tools allow one to many connections (with a warning)
    - violates IP-XACT compliance
  - Auto-insertion of a virtual component to manage the one-to-many connection
Overcoming Flow Challenges

- Integration issues due to incomplete/incorrect IP-XACT descriptions
  - Solution
    - Built a set of utilities to create and complete the IP-XACT descriptions
    - Built/use checker utility to ensure
      - IP-XACT description compliancy w.r.t. IP-XACT schema, semantic rules
      - IP-XACT description compliancy w.r.t. to custom requirements for specific flows

- Integration issue due to different schema versions
  - Solution
    - Built convertors to align on schema version (1.4 => 1685-2009)
Overcoming Flow Challenges

- **Multiple IP-XACT view addressing different needs**
  - Different teams responsible for assembly, verification, etc. results multiple IP-XACT files
  - Registers from spec/Excel
  - Interfaces from HDL
  - Additional information (fileSets, etc.)

- **Solution**
  - Built a utility to merge the several IP-XACT descriptions with different information
Overcoming Flow Challenges

- Configurable IP-XACT descriptions and TGI limitations
  - TGI APIs are not capable enough to handle generic IP-XACT component descriptions
  - Accellera Systems Initiative IP-XACT TC requirement 42, SWG
  - Not easy to handle configurable IPs

- Solution
  - Defined a set of vendor extensions to specify configurability (plan to be standardize later in Accellera/IEEE)
  - No of ports, registers
  - Presence, absence of interfaces/registers/ports
  - Many more
  - Built a generic generator based on the predefined vendor extensions to generate configured IP-XACT description
Overcoming Flow Challenges

- **Register configurability**
  - Added specific vendor extensions to specify the configurability and standalone generator based on these vendor extensions to create configured IP-XACT

- **Register side effects**
  - Added specific vendor extensions to handle register side effects

- **Iterated register descriptions**
  - Compact notation to describe iterated registers in spec
  - Added specific vendor extensions to describe iterated registers

- **Special registers behaviors**
  - Added specific vendor extensions to describe special registers and their behaviors

- **Custom flow to address specific needs and legacy**
  - Through specific vendor extensions
  - Through command line, GUI options

- **UVM specific needs**
  - Some specific vendor extensions has been added to address specific needs w.r.t. UVM (to be standardized in Accellera Systems Initiative)
Conclusion

- IP-XACT simplified integration, verification
- Automatic flow to avoid manual repetitive jobs
- Maximum reuse, no duplication
- Quickly adaptable to any changes
- Ensure coherency with other design teams
- Standard allows multi-vendor IPs/EDA tools use
Verification and Automation Improvement Using IP-XACT
Members of IP-XACT Technical Committee
IP-XACT and UVM

David Murray

Duolog Technologies
Agenda

- Introduce IP-XACT/UVM standards
- Look at benefits of using these standards together
- Use Case: HW/SW interface verification automation
- Conclusions
What is IP-XACT (IEEE-1685)

- IP-XACT is an XML format that defines and describes electronic components and their designs.

- The goals of the standard are:
  - to ensure delivery of compatible component descriptions from multiple component vendors,
  - to enable exchanging complex component libraries between electronic design automation (EDA) tools for SoC design (design environments),
  - to describe configurable components using metadata, and
  - to enable the provision of EDA vendor-neutral scripts for component creation and configuration (generators, configurators).
UVM – Universal Verification Methodology

- **Goal**
  - Provide a single, open standard to deliver verification productivity within design teams and across multi-company design and verification collaborative efforts

- **Advanced verification methodology**
  - Coverage-Driven Verification
  - Randomization, phasing, coverage, scoreboard

- **HW/SW applications**
  - Contains a ‘Register Package’
  - Predefined test cases

- **Benefits**
  - Open standard: Accellera Systems Initiative
  - Advanced Verification Capability
  - Interoperability & Reuse
  - HW/SW interface verification productivity
Benefits of using these standards together

- **IP-XACT** can be a single source specification for IP metadata
  - Specification is standardized and leads to:
    - Less ambiguity
    - Higher quality because of SCR checks
    - Higher levels of automation through generators
    - High levels of interoperability

- **UVM** provides advanced verification capabilities
  - High level of HW/SW verification capability using the built-in UVM test sequences
  - Randomization, phasing, coverage, scoreboard

- If we can leverage the two standards we can get significant levels of verification automation and productivity
  - Does IP-XACT link well with UVM?
  - **Focus**: Let’s investigate HW/SW interface verification
Use-Case: Automating HW/SW Interface Verification

- Overview of HW/SW interface
- UVM Register Model
- IP-XACT Register model
- IP-XACT ↔ UVM mapping
HW/SW Interface: IP/Component

- Processor Bus Interface (slave)

- Read Data Multiplexer

- State Machine + Address Decoder + Write Data

- Register Select Signals

- Registers

- Logic block

- Functional Interfaces

- Bitfield read data from Logic

- IP
HW/SW Interface: Interrupt Register

Interrupt Status Registers

- Interrupt From HW
- SET
- CLR

Transaction is valid for this block AND Address = Interrupt Status Register AND Transaction is a READ

Processor Bus Interface (slave)

Address
Enable
Control
Read Data
HW/SW Interface: Registers

**Offset**: 0x03, 0x2000C8C1

**RX_FIFO_CTRL[N-1..0]**

<table>
<thead>
<tr>
<th>Field</th>
<th>Status</th>
<th>OE ERROR</th>
<th>FIFO_RESET</th>
<th>FIFO_DEPTH</th>
<th>FIFO_ALARM</th>
<th>ERROR_CHK</th>
<th>EN_SYNCH</th>
<th>PARITY</th>
<th>F_EXTEND</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reserved</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RO</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
<td>RW</td>
</tr>
</tbody>
</table>

**Array**

<table>
<thead>
<tr>
<th>Name</th>
<th>Access type</th>
<th>Status</th>
<th>FIFO_RESET</th>
<th>FIFO_DEPTH</th>
<th>FIFO_ALARM</th>
<th>ERROR_CHK</th>
<th>EN_SYNCH</th>
<th>PARITY</th>
<th>F_EXTEND</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RO</td>
<td>FIFO_CTRL</td>
<td>RO</td>
<td>FIFO_RESET</td>
<td>FIFO_DEPTH</td>
<td>FIFO_ALARM</td>
<td>ERROR_CHK</td>
<td>EN_SYNCH</td>
<td>F_EXTEND</td>
</tr>
</tbody>
</table>

**Register Reset field**

<table>
<thead>
<tr>
<th>Offset</th>
<th>Access type</th>
<th>Status</th>
<th>FIFO_RESET</th>
<th>FIFO_DEPTH</th>
<th>FIFO_ALARM</th>
<th>ERROR_CHK</th>
<th>EN_SYNCH</th>
<th>PARITY</th>
<th>F_EXTEND</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x03</td>
<td>RO</td>
<td>FIFO_CTRL</td>
<td>RO</td>
<td>FIFO_RESET</td>
<td>FIFO_DEPTH</td>
<td>FIFO_ALARM</td>
<td>ERRORCHK</td>
<td>EN_SYNCH</td>
<td>F_EXTEND</td>
</tr>
</tbody>
</table>

**Fields**

<table>
<thead>
<tr>
<th>Name</th>
<th>Access type</th>
<th>Status</th>
<th>FIFO_RESET</th>
<th>FIFO_DEPTH</th>
<th>FIFO_ALARM</th>
<th>ERROR_CHK</th>
<th>EN_SYNCH</th>
<th>PARITY</th>
<th>F_EXTEND</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>RO</td>
<td>FIFO_CTRL</td>
<td>RO</td>
<td>FIFO_RESET</td>
<td>FIFO_DEPTH</td>
<td>FIFO_ALARM</td>
<td>ERROR_CHK</td>
<td>EN_SYNCH</td>
<td>F_EXTEND</td>
</tr>
</tbody>
</table>
UVM Register Modeling

- **UVM contains a set of register layer classes which are used to:**
  - Create a high-level, object-oriented model that define the structure and behavior of memory-mapped registers/memories
  - Abstract the read/write operations to registers and memories in a DUT/DUV
  - Provide a test sequence library with predefined test cases which can be used to verify the correct operation of registers
**Predefined Test Sequence**

<table>
<thead>
<tr>
<th>Predefined Test Sequence</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>uvm_reg_hw_reset_seq</td>
<td>Reads all the register in a block and check their value is the specified reset value.</td>
</tr>
<tr>
<td>uvm_reg_single_bit_bash_seq</td>
<td>Sequentially writes 1’s and 0’s in each bit of the register, checking it is appropriately set or cleared, based on the field access policy specified for the field containing the target bit.</td>
</tr>
<tr>
<td>uvm_reg_bit_bash_seq</td>
<td>Executes the uvm_reg_single_bit_bash_seq sequence for all registers in a block and sub-blocks.</td>
</tr>
<tr>
<td>uvm_reg_single_access_seq</td>
<td>For each address map in which the register is accessible, writes the register then confirms the value was written using the back-door. Subsequently writes a value via the backdoor and checks the corresponding value can be read through the address map.</td>
</tr>
<tr>
<td>uvm_reg_shared_access_seq</td>
<td>Requires the register be mapped in multiple address maps. For each address map in which the register is accessible, writes the register via one map then confirms the value was written by reading it from all other address maps.</td>
</tr>
</tbody>
</table>
Creating a UVM Register Model (Manual)

A Manual process is very error prone. Is the RTL Aligned to the spec?

**UVM User Guide:** “Due to the large number of registers in a design and the numerous small details involved in properly configuring the UVM register layer classes, this specialization is normally done by a model generator. Model generators work from a specification of the registers and memories in a design and thus are able to provide an up-to-date, correct-by-construction register model.”
Creating a UVM Register Model (Automatic)

IP-XACT can be used as a source specification for registers

HOWEVER -> How well do they match?
IP-XACT Register Description

Offset from the address block's baseAddress or the containing register file's addressOffset, expressed as the number of addressUnitBits from the containing memoryMap or localMemoryMap.

Register value at reset.

Mask to be anded with the value before comparing to the reset value.

Dimensions a register array, the semantics for dim elements are the same as the C language standard for the layout of memory in multidimensional arrays.

Indicates the accessibility of the data in the address bank, address block, register or field. Possible values are 'read-write', 'read-only', 'write-only', 'writeOnce' and 'read-writeOnce'. If not specified the value is inherited from the containing object.

Width of the register in bits.

Describes individual bit fields within the register.

Name

0x03 0x2000C8C1

RX_FIFO_CTRL[0..∞]

read-write (read-only,write-only,read-write, writeOnce, read-writeOnce)

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 0   | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 1  | 0  | 0  | 1  | 0  | 0  | 0  | 1  | 1  | 0  | 0  |

- RO: Read-Only
- RW: Read-Write

- FIFO_CTRL
- Reserved
- Status
- OE_ERROR
- FIFO_RESET
- FIFO_DEPTH
- FIFO_ALARM
- F_EXTEND

Access: 0x03
Base Address: 0x2000C8C1
Register Fields

**name**
- Width of the field in bits.
- Offset of this field's bit 0 from bit 0 of the register.

**access**
- Indicates the accessibility of the data in the address bank, address block, register or field.
- Possible values are 'read-write', 'read-only', 'write-only', 'writeOnce' and 'read-writeOnce'.
- If not specified the value is inherited from the containing object.

**readAction**
- A list of possible actions for a read to set the field after the read.
- 'clear' means that after a read the field is cleared.
- 'set' means that after a read the field is set.
- 'modify' means after a read the field is modified. If not present the field value is not modified after a read.

**modifiedWriteValue**
- oneToClear, oneToSet, oneToToggle, zeroToClear, zeroToSet, zeroToToggle, clear, set, modify

**writevalueConstraint**
- minimum, maximum, useEnumeratedValues, writeAsRead

**EnumeratedValues**
- Enumerates specific values that can be assigned to the bit field.

**Value** | **Name**
---|---
0 | FIFO_RESET
1 | FIFO_CLEAR
2 | FIFO_TX_EN
3 | FIFO_RX_EN
Register Files/Blocks

REG_FILE[N-1..0]

- **Name**: REG_FILE
- **Address Offset**: 0x1FF
- **Dimension (dim)**: 0x1FF
- **Range (Range)**: 0x0 to ∞
- **RegisterFile**: 0..∞
- **Registers**: 0..∞

- **RegisterFile**: MYREGFILE
- **Registers**: RX_FIFO_CTRL[x..y]
Memory Maps

- Memory Map
  - (a)(p)(u) (ve) Address Block
  - (a)(p)(u) (ve) Bank
  - Recursive Bank
  - Sub-space_map (ve)

- Memory Block
  - 8KB RAM

- Register File
  - Registers

- Usage: reserved
- Usage: memory

- Master Interface

(u) = Usage
(a) = Access
(p) = Parameters
(n) = Array
**IP-XACT**

```xml
<spirit:register>
  <spirit:name>UTMI_VEND</spirit:name>
  <spirit:description>The UTMI specification allows for a vendor defined IO port. This port consists of a 4 bit write port (to the UTMI device) and an 8 bit status port (status of the UTMI device). This register provides access to this vendor specific control/status port</spirit:description>
  <spirit:dim>1</spirit:dim>
  <spirit:addressOffset>0x88</spirit:addressOffset>
  <spirit:typeIdentifier>UTMI_VEND</spirit:typeIdentifier>
  <spirit:size>32</spirit:size>
  <spirit:access>read-write</spirit:access>
  
  - <spirit:field>
    <spirit:name>CTRL</spirit:name>
    <spirit:description>VControl bus</spirit:description>
    <spirit:bitOffset>0</spirit:bitOffset>
    <spirit:bitWidth>4</spirit:bitWidth>
    <spirit:access>read-write</spirit:access>
  </spirit:field>

  - <spirit:field>
    <spirit:name>STAT</spirit:name>
    <spirit:description>VStatus</spirit:description>
    <spirit:bitOffset>4</spirit:bitOffset>
    <spirit:bitWidth>8</spirit:bitWidth>
    <spirit:access>read-write</spirit:access>
  </spirit:field>

  - <spirit:field>
    <spirit:name>Reserved</spirit:name>
    <spirit:bitOffset>12</spirit:bitOffset>
    <spirit:bitWidth>20</spirit:bitWidth>
    <spirit:access>read-only</spirit:access>
  </spirit:field>
</spirit:register>
```

---

**IP-XACT XML**

![UTMI_VEND Register Diagram](diagram.png)
IP-XACT => UVM Mapping

IP-XACT XML

Reset

Generated UVM
### IP-XACT => UVM Access Mapping

#### access == read-write

<table>
<thead>
<tr>
<th>modifiedWriteValue</th>
<th>readAction</th>
<th>set</th>
<th>modify</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unspecified</td>
<td>RW</td>
<td>n/a</td>
<td>User-defined</td>
</tr>
<tr>
<td>oneToClear</td>
<td>W1C</td>
<td>n/a</td>
<td>User-defined</td>
</tr>
<tr>
<td>oneToSet</td>
<td>W1S</td>
<td>W1SRC</td>
<td>User-defined</td>
</tr>
<tr>
<td>oneToToggle</td>
<td>W1T</td>
<td>n/a</td>
<td>User-defined</td>
</tr>
<tr>
<td>zeroToClear</td>
<td>W0C</td>
<td>n/a</td>
<td>User-defined</td>
</tr>
<tr>
<td>zeroToSet</td>
<td>W0S</td>
<td>W0SRC</td>
<td>User-defined</td>
</tr>
<tr>
<td>zeroToToggle</td>
<td>W0T</td>
<td>n/a</td>
<td>User-defined</td>
</tr>
<tr>
<td>clear</td>
<td>WC</td>
<td>n/a</td>
<td>User-defined</td>
</tr>
<tr>
<td>modify</td>
<td>User-defined</td>
<td>User-defined</td>
<td>User-defined</td>
</tr>
</tbody>
</table>

#### access == read-only

<table>
<thead>
<tr>
<th>modifiedWriteValue</th>
<th>readAction</th>
<th>clear</th>
<th>set</th>
<th>modify</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unspecified</td>
<td>RO</td>
<td>n/a</td>
<td>n/a</td>
<td>User-defined</td>
</tr>
<tr>
<td>All others</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>

#### access == read-writeOnce

<table>
<thead>
<tr>
<th>modifiedWriteValue</th>
<th>readAction</th>
<th>clear</th>
<th>set</th>
<th>modify</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unspecified</td>
<td>W1</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>All others</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>

#### access == writeOnce

<table>
<thead>
<tr>
<th>modifiedWriteValue</th>
<th>readAction</th>
<th>clear</th>
<th>set</th>
<th>modify</th>
</tr>
</thead>
<tbody>
<tr>
<td>Unspecified</td>
<td>W01</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>All others</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>
Mapping MemoryMaps

In UVM Registers are mapped using a map within the block and not on the register itself.

**Generated UVM**

```plaintext
// uvm_reg_block definition

class USB2_0_t extends uvm_reg_block;
  rand UTMI_VEND_t UTMI_VEND;

'\u0001uvm_object_utils(USB2_0_t)

function new(string name="USB2_0_t");
  super.new(name, build_coverage(UVM_NONE));
endfunction:

virtual function void build();
  default_map = create_map("", 0, 4, UVM_BIG_ENDIAN);

  UTMI_VEND = UTMI_VEND_t::type_id::create("UTMI_VEND", get_full_name());
  UTMI_VEND.configure(this);
  UTMI_VEND.build();
  default_map.add_reg(UTMI_VEND, 'h88, "RW");
endfunction : build

endclass : USB2_0_t
```

**IP-XACT XML**

```
- <spirit:memoryMaps>
  - <spirit:memoryMap>
    <spirit:name>USB_MMAP</spirit:name>
    <spirit:addressBlock>
      <spirit:name>MEM1</spirit:name>
      <spirit:baseAddress spirit:resolve="user">0</spirit:baseAddress>
      <spirit:range spirit:resolve="user">20</spirit:range>
      <spirit:width spirit:resolve="user">32</spirit:width>
      <spirit:usage>register</spirit:usage>
    </spirit:addressBlock>
  </spirit:memoryMap>
</spirit:memoryMaps>
```

In UVM, uvm_reg_blocks are used to describe components, memory maps, banks, addressBlocks, etc.
Mapping Issues

- Some UVM constructs are not available in IP-XACT, e.g.:
  - HDL Path to Registers
  - Multiple Resets
  - Coverage Control
  - Verification attributes
  - Additional register types (indirect accessed, aliased/mirrored, FIFO)

These can still be handled by IP-XACT

- Extend IP-XACT using VendorExtensions
- IP-XACT TC is aiming to standardize these extensions under ‘StandardExtensions’

Standardization Route

- These requirements included into the next standard: UVM requirements
### New IP-XACT Requirements

<table>
<thead>
<tr>
<th>Requirement Number</th>
<th>Description</th>
<th>Group</th>
<th>PSS</th>
<th>VE(SE) proposal to EWG</th>
</tr>
</thead>
<tbody>
<tr>
<td>REQ26</td>
<td>UVM : Registers/register files may share an address</td>
<td>RWG</td>
<td>Multiple Registers</td>
<td>Yes</td>
</tr>
<tr>
<td>REQ43</td>
<td>UVM : Allow multiple reset values for registers</td>
<td>RWG</td>
<td>Multiple Register Resets</td>
<td>Yes</td>
</tr>
<tr>
<td>REQ44</td>
<td>UVM : Allow aliased/mirrored registers/register files/memories. Aliased/mirored objects can be accessed on multiple offsets in the memory map with a possible access restrictions.</td>
<td>RWG</td>
<td>Multiple Registers</td>
<td>Yes</td>
</tr>
<tr>
<td>REQ45</td>
<td>UVM : Support for indirect accessed registers</td>
<td>RWG</td>
<td>Multiple Registers</td>
<td>Yes</td>
</tr>
<tr>
<td>REQ46</td>
<td>UVM : Support for indirectly accessed memories</td>
<td>RWG</td>
<td>Multiple Registers</td>
<td></td>
</tr>
<tr>
<td>REQ47</td>
<td>UVM : Support for FIFO registers</td>
<td>RWG</td>
<td>Multiple Registers</td>
<td></td>
</tr>
<tr>
<td>REQ52</td>
<td>UVM : Verification extensions: backdoor access specification</td>
<td>SWG</td>
<td>UVM Related Attributes</td>
<td>Yes</td>
</tr>
<tr>
<td>REQ51</td>
<td>UVM : Support for verification extensions/verification views</td>
<td>SWG</td>
<td>UVM Related Attributes</td>
<td>Yes</td>
</tr>
<tr>
<td>REQ53</td>
<td>UVM : Verification extensions: randomization constraints and coverage specifications</td>
<td>SWG</td>
<td>UVM Related Attributes</td>
<td>Yes</td>
</tr>
</tbody>
</table>

- Additional functional requirements not covered in IP-XACT
- Additional register verification attributes
  - HDL Path, Testability, Constraints, Coverage
Benefits

- **IP-XACT**, as a single source specification for IP, can be used to automatically create UVM Environments
  - Fewer Specification bugs
  - Fewer interpretation bugs
  - Fewer translation bugs
  - Quicker turn-around time

- **Automation Scopes**
  - HW/SW interface automation
  - Testbench Automation

- **Advanced verification capabilities**
  - Built-in register test sequences give high levels of verification productivity

**Faster Time-to-HW/SW Interface Qualification**
Conclusion

- UVM delivers advanced verification capabilities
- IP-XACT provides a standardized way to define registers
- UVM can be generated from IP-XACT
- Missing UVM constructs in IP-XACT can be modeled by extensions
- Significant boost HW/SW Interface Verification productivity
Verification and Automation Improvement Using IP-XACT
Members of IP-XACT Technical Committee
Outline

- Introduction
- IP-XACT vendor extensions
- Accellera standard extensions
- Summary
- Acknowledgement
IP-XACT Vendor Extensions

The IP-XACT standard (IEEE 1685-2009) defines

- XML schemas for describing meta-data of IPs, designs, and flows
- Tight Generator Interface for tool access to meta-data

The IP-XACT standard allows extensions

- XML schemas contains extension points
- Tight Generator Interface provides tool access to extension points
Example IP-XACT Vendor Extension

XML schema fragment

```xml
<spirit:port>
  ...
  <spirit:vendorExtensions>
    <myNameSpace:myMetaData>
      ...
    </myNameSpace:myMetaData>
  </spirit:vendorExtensions>
</spirit:port>
```

XML document fragment
Usage of IP-XACT Vendor Extensions

Companies have been using vendor extensions

- To store company specific IP metadata, e.g., verification data
- To implement specific tool features, e.g., GUI related data

European Projects have been using vendor extensions

- To work together on new areas using IP-XACT
- To propose extensions for the IP-XACT standard
Accellera Standard Extensions

Standard Extensions are vendor extensions defined by Accellera

- Accellera IP-XACT Extensions Working Group

Goals of Standard Extensions

- To support IP-XACT usage in areas not covered by the standard yet
- To foster cross-company IP-XACT usage in these areas
- To prepare and validate potential extensions of the standard

Please join the Accellera IP-XACT EWG if you want to participate
Upcoming Standard Extensions

Currently, the Accellera IP-XACT Extensions Working Group is defining vendor extensions in the following areas

- **Analog-Mixed Signal**
  - Contribution has been received from European Project Beyond Dreams

- **Physical Design Planning**
  - Contribution has been received from ST Microelectronics

- **Power**
  - Contribution has been received from Magillem Design Services

- **Hardware Dependent Software**
  - Contributions have been received from European Project SoftSoc and Vayavya Labs

- **Universal Verification Methodology**
  - Contribution has been received from Accellera VIP-TC represented via Duolog
# Analog-Mixed Signal Extensions

## Electrical Networks
- Conservative description represented by two dependent quantities, e.g. the voltage $v(t)$ and the current $i(t)$
- Continuous in time and value
- Analog solver will resolve the *Kirchhoff’s Laws*
- Called ‘*electrical*’ in Verilog-AMS

## Signal Flow
- Non-conservative description represented by single quantity $x(t)$, to represent e.g. the voltage or current (not both)
- Continuous in time and value
- Often called ‘*voltage*’ or ‘*current*’ in Verilog-AMS

## Discrete-time
- Non-conservative description represented by single quantity $x(t)$, to represent e.g. the voltage or current (not both)
- Discrete-time samples only, can hold any arbitrary data type
- Called “real-value-modeling” (RVM), like ‘*wreal*’ in Verilog-AMS

## Discrete-time & value
- Non-conservative description represented by single quantity $x(t)$, to represent whether there is e.g. a voltage or current
- Discrete-time and discrete-value defined as logical “0”, “1”, “Z” or “X”
- Called ‘*logic*’ in Verilog-AMS

Covered in IP-XACT standard

**Notes:**
- IP-XACT standard
- IP-XACT extensions

**Figure:**
- Description of electrical, signal flow, and discrete-time and value representations.
Physical Design Planning Extensions

logic synthesis results

gateArea

gateArea = maxMacroWidth * maxMacroHeight

macroArea

totalArea = x * y

Standalone physical implementation
Power Extensions

- Extensions for describing power related information

Power data may depend on DfT, IO, and other elements described within IP-XACT flows
Hardware Dependent Software Ext.

- **Extensions for HDS integration**
  - HDS-1 Hardware Access Layer
    - Provides access methods to HW IPs
    - Abstracts from CPU I/O interface
  - HDS-2 Driver Layer
    - Provides ‘classical’ device driver
    - Implements control and SW functions
    - Integrates with OS
  - HDS-3 Feature Abstraction Layer
    - Provides abstract features
    - Can aggregate multiple HDS-2

- **Extensions for driver generation**
Universal Verification Methodology Ext.

Extensions for generating UVM register models from IP-XACT register descriptions, including:

- HDL paths to support backdoor access
- Randomization constraints
- Coverage specifications
Summary

- The IP-XACT standard supports user-defined vendor extensions
  - Typically used by companies to implement specific tool or flow features

- Accellera targets “standard extensions” to enable cross-company IP-XACT usage in new areas such as
  - Analog-Mixed Signal
  - Physical Design Planning
  - Power
  - Hardware Dependent Software
  - Universal Verification Methodology

- Early release will be available at DAC 2012
Acknowledgement

Thanks to all people who contributed to the material presented here

- Grégoire Avot
- Martin Barnasconi
- Mukesh Chopra
- Ruud Derwig
- Olivier Florent
- Karthick Gururaj
- Zoltan Sugar
- Emmanuel Vaumorin

And thanks to all people, not mentioned here, who are contributing to the discussions in the Accellera IP-XACT EWG.