

Using UPF for Low Power Design and Verification

Tutorial #2: presented by members of the IEEE P1801 WG

- John Biggs
- Erich Marschner
- Sushma Honnavara-Prasad
- David Cheng
- Shreedhar Ramachandra
- Jon WorthingtonNagu Dhanwada

Welcome and Introductions

Erich Marschner Verification Architect Mentor Graphics







2

Using UPF for Low Power Design and Verification

© 2014 Mentor Graphics

Tutorial #2

- This tutorial presents the latest information on the Unified Power Format (UPF), based on IEEE Std 1801-2013 UPF which was released in late May of last year.
- Beginning with a review of the concepts, terminology, commands, and options provided by UPF, it will cover the full spectrum of UPF capabilities and methodology, from basic flows through advanced applications, with particular focus on incremental adoption of UPF.
- Tutorial attendees will come away with a thorough understanding of UPF usage in low power design and verification and its role in energy aware system design.





3

Takeaways

- Why power is important and challenging
- How power affects implementation decisions
- What UPF is and what problems it addresses
- How UPF enables early consideration of power
- UPF concepts, commands, semantics, and usage
- UPF methodology for modeling, design, integration
- How UPF can be adopted most effectively
- What else we need to address related to power





4

Presenters

John Biggs, ARM Ltd.

- Chair, IEEE P1801 UPF Work Group

Erich Marschner, Mentor Graphics

- Vice-Chair, IEEE P1801 UPF Work Group

Sushma Honnavara-Prasad, Broadcom

- Secretary, IEEE P1801 UPF Work Group

David Cheng, Cadence

- Member, IEEE P1801 UPF Work Group

Shreedhar Ramachandra, Synopsys

- Member, IEEE P1801 UPF Work Group

IEEE STANDARDS ASSOCIATION



5

Other Contributors

Jon Worthington, Synopsys

- Member, IEEE P1801 UPF Work Group

Nagu Dhanwada, IBM

- Member, Si2 LPC and LPSG

IEEE STANDARDS ASSOCIATION



6

Agenda

Welcome & Introductions

- Erich Marschner

Low Power Design and Verification Challenges

- Erich Marschner

Introduction to UPF

- John Biggs

UPF Basic Concepts and Terminology

- Shreedhar Ramachandra

UPF Semantics and Usage

Erich Marschner

BREAK

Hard IP Modeling with Liberty and Verilog

- Sushma Honnavara-Prasad

Power Management Cell Commands and Power Models

- David Cheng
- Low Power Design Methodology for IP Providers
 - John Biggs
- SoC-Level Design and Verification Challenges
 - Sushma Honnavara-Prasad
- Adopting UPF
 - Sushma Honnavara-Prasad
 - Shreedhar Ramachandra
- Where We Go From Here
 - John Biggs



7

Using UPF for Low Power Design and Verification

IEEE STANDARDS ASSOCIATION

© 2014 Mentor Graphics

Low Power Design and Verification Challenges*

Erich Marschner

Verification Architect

Mentor Graphics



* With slides contributed by Nagu Dhanwada and Sushma Honnavara-Prasad





8

Low Power Design Challenges

Power density is increasing every process node

- Higher performance
- Lower area
- > Designs are thermally limited
- > No single technique serves all purposes
- > Aggressive power gating is used to minimize leakage

Number of power domains and supplies on chip is increasing

Early architecture decisions impacts power, so early power exploration is critical





9

SoC Low Power Design Challenges



Reducing power with:

- low area overhead
- high performance
- low schedule impact



Early power estimation and budgeting

- Silicon variation
- Correlation of models with Si data
- Lack of use case vectors



Power aware flow

- Making all phases of design power aware
- Capturing power intent accurately
- Ensuring power intent is correctly implemented
- Verifying power intent with firmware/Software drivers





10

Three Phases of a Power Aware Flow

ESL (algorithm and system models)

- Functionality
- Architecture
- TLM
- Firmware

Design (RTL and IP)

- RTL module design/selection
- IP selection and Chip integration
- Implementation
 - Synthesis
 - Physical design

IEEE STANDARDS ASSOCIATION





11

Power Analysis is Required Throughout*

* But with varying criteria:

Greatest power savings opportunity (design exploration)

Need faster analysis, can afford lower accuracy / detail

Automated / Manual power reduction

Need higher accuracy, can afford longer run times



IEEE STANDARDS ASSOCIATION



12

No Single Metric Handles Everything

Battery Life

-Total chip power over long time period

Package Inductance

-Total chip power over short time period

Reliability / Electromigration

-Very local power over a very long time period

Static IR Drop

-Local power over moderate time period

Decap / Transient IR drop

-Local power over very short time periods

IEEE STANDARDS ASSOCIATION

IEEE

Power-Awareness Needed in Each Phase

Design Phase



Low Power Design Activities

- Explore architectures and algorithms for power efficiency
- Map functions to sw and/or IP blocks for power efficiency
- Choose voltages and frequencies
- Evaluate power consumption for each operational mode
- Generate budgets for power, performance, area
- Generate RTL to match system-level model
- Select IP blocks
- Analyze and optimize power at module and chip levels
- Analyze power implications of test features
- Check power against budget for various modes
- Synthesize RTL to gates using power optimizations
- Floorplan, place and route design
- Optimize dynamic and leakage power
- Verify power budgets and power delivery



IEEE STANDARDS ASSOCIATION

Power Analysis Flow at ESL



IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

3 March 2014 15

IEEE

Power Analysis Flow at RTL



IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

3 March 2014 16

System-to-Silicon Power Aware Design Flow



IEEE STANDARDS ASSOCIATION



17

Where Are the Models?

Flow execution is limited by model availability

- Implementation tasks rely upon gate level models
- RTL tasks rely upon gate level models (directly or indirectly)
- ESL? Ad hoc solutions...

What about IP blocks?

- Behavioral models are available for ESL & RTL, but without power
- Simplistic power models may be available, ...accuracy? reliability?

We have a problem

 Gate level models can be used for IP power simulations, but simulation time and resources are prohibitive





IEEE STANDARDS ASSOCIATION

Must Handle Different Kinds of Models



IEEE STANDARDS ASSOCIATION



Modeling Paradigms and Use Scenarios





ANSI C/C++ or Algorithmic SystemC

- Used to functionally verify algorithm, with no focus on implementation issues.
- HW and SW algorithms are described in the same way.
- At best design is partitioned into functional blocks, but what lies in software or hardware is not considered.

"Untimed" SystemC Transaction Level Model

- Used to manually partition system.
- No reset, clocks, or timing, but enough synchronization to enable correct functionality.
- Instruction set simulation models / virtual platforms for embedded software development would fall into this category.

IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

3 March 2014

20

Modeling Paradigms and Use Scenarios





Interface Pin & Cycle Accurate

"Timed" SystemC Transaction Level Model

- Used to design and test the "system timing budget".
- Models have timing information, transactions will take correct number of clock cycles to execute but not every clock accounted for within transactions.
- Specialized structures (FIFOs) absorb irregular data rates.
- Budget defines synthesis constraints for each block.

Cycle Accurate "Behavioral" SystemC Model

- Used to verify cycle level and system behavior at a low level.
- Models clocking in detail, i.e all clocks ticking.
- Model full pin and cycle timing at block interfaces.
- Behaves as RTL but optimized internally for speed.

IEEE STANDARDS ASSOCIATION



Modeling Paradigms and Use Scenarios



Inter-Block Pin & Cycle Accurate



- Model used for implementation via RTL synthesis.
- Completely cycle accurate (external and internal).
- Logic between clock ticks is simulated.



Mixed Abstraction Level Modeling

- Used for mixed mode system/block verification.
- "transactors or adaptors" are used to connect different abstractions within a system.

IEEE STANDARDS ASSOCIATION



SoC Low Power Verification Challenges

Modeling issues

 Are all the low power features correctly represented?

Capacity issues

- Number of domains
- Size of the chip

Complexity issues

- Chip-level power state complexity
- Complex interactions between blocks

Coverage issue

- Power state coverage
- System level use cases
- H/W-S/W co-verification



Source: Synopsys 2012 global user survey



23

IEEE STANDARDS ASSOCIATION

So Where Does UPF Fit In?

UPF models active power management

- A form of power optimization

UPF Power Intent applies at RTL and GL today

- RTL for "early" verification and to drive implementation flow
- GL for verification of implementation stages

UPF concepts can be extended to other models

- Power states and transitions in particular
- Component-based modeling paradigm can also apply





24

Introduction to UPF

John Biggs Senior Principal Engineer ARM

ARM®



IEEE

25

Using UPF for Low Power Design and Verification

© 2014 ARM Ltd

What is UPF?

An Evolving Standard

- Accellera UPF in 2007 (1.0)
- IEEE 1801-2009 UPF (2.0)
- IEEE 1801-2013 UPF (2.1)

For Power Intent

- To define power management
- To minimize power consumption

Based upon Tcl

- Tcl syntax and semantics
- Can be mixed with non-UPF Tcl

And HDLs

- SystemVerilog, Verilog, VHDL

For Verification

- Simulation or Emulation
- Static/Formal Verification

And for Implementation

- Synthesis, DFT, P&R, etc.





26

IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

© 2014 ARM Ltd

(Netlist)

Components of UPF

Power Domain:

 Groups of elements which share a common set of power supply requirements

Power Supply Network

Abstract description of power distribution (ports, nets, sets & switches)

Power State Table

- The legal combinations of states of each power domain

Isolation Strategies

 How the interface to a power domain should be isolated when its primary power supply is removed

Retention Strategies

 What registered state in a power domain should be retained when its primary power supply is removed

Level Shifter Strategies

 How signals connecting power domains operating at different voltages should be shifted

Repeater Strategies

- How domain ports should be bufffered

IEEE STANDARDS ASSOCIATION



27

P1801: IEEE-SA Entity Based Work Group



Using UPF for Low Power Design and Verification

28

IEEE 1801 (UPF) timeline





IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification



IEEE

29

Accellera UPF-1.0 (2007)

Key: - Accellera UPF-1.0 (2007)

Navigation:

- set_scope
- set_design_top

Supply Nets:

- create_supply_port
- create_supply_net
- connect_supply_net
- create_power_switch

Power Domains:

- create_power_domain
- set_domain_supply_net

Power States:

- add_port_state
- create_pst
- add_pst_state

Strategies:

- set_retention
- set_retention_control
- set_isolation
- set_isolation_control
- set_level_shifter

Implementation:

- map_retention_cell
- map_isolation_cell
- map_level_shifter_cell
- map_power_switch_cell

IEEE STANDARDS ASSOCIATION



Using UPF for Low Power Design and Verification

© 2014 Mentor Graphics

3 March 2014

HDL Interface:

- bind_checker
- create_hdl2upf_vct
- create_upf2hdl_vct

Code Management:

- upf_version
- load_upf
- save_upf

IEEE 1801-2009 (UPF-2.0)

Navigation:

- set_scope
- set_design_top

Supply Nets:

- create_supply_port
- create_supply_net
- connect_supply_net
- create_power_switch

Power Domains:

- create_power_domain
- set_domain_supply_net
- create_composite_domain

Power States:

- add_port_state
- create_pst
- add_pst_state
- add_power_state
- describe_state_transition

Simstates:

- add_power_state

IEEE STANDARDS ASSOCIATION

- set_simstate_behavior

Attributes:

- set_port_attributes
- set_design_attributes
- HDL and Liberty attributes

Supply Sets:

- create_supply_set
- supply set handles
- associate_supply_set
- connect_supply_set

Strategies:

- set_retention_elements

- set_retention
- set_retention_control
- set_isolation
- set_isolation_control
- set_level_shifter

Implementation:

- map_retention_cell
- map_isolation_cell
- map_level_shifter_cell
- map_power_switch_cell
- use_interface_cell

Control Logic:

- create_logic_port
- create_logic_net
- connect_logic_net

HDL Interface:

- bind_checker
- create_hdl2upf_vct
- create_upf2hdl_vct

Code Management:

- upf_version
- load_upf
- save_upf
- load_upf_protected
- load_simstate_behavior
- find_objects



31

IEEE 1801-2013 (UPF-2.1)

Navigation:

- set_scope
- set_design_top

Supply Nets:

- create_supply_port
- create_supply_net
- connect_supply_net
- create_power_switch

Power Domains:

- create_power_domain
- set_domain_supply_net
- create_composite_domain

Power States:

- add_port_state
- create_pst
- add_pst_state
- add_power_state
- describe_state_transition

Simstates:

- add_power_state

IEEE STANDARDS ASSOCIATION

- set_simstate_behavior

Attributes:

- set_port_attributes
- set_design_attributes
- HDL and Liberty attributes

Supply Sets:

- create_supply_set
- supply set handles
- associate_supply_set
- connect_supply_set
- set_equivalent

Strategies:

- set_repeater
- set_retention_elements
- set_retention
- set_retention_control
- set_isolation
- set_isolation_control
- set_level_shifter

Implementation:

- map_retention_cell
- map_isolation_cell
- map level shifter cell
- map_power_switch_cell
- use_interface_cell

Key: - Accellera UPF-1.0 (2007) - IEEE 1801-2009 (UPF-2.0) - IEEE 1801-2013 (UPF-2.1) - Deprecated/Legacy

Control Logic:

- create_logic_port
- create_logic_net
- connect_logic_net

HDL Interface:

- bind_checker
- create_hdl2upf_vct
- create_upf2hdl_vct

Code Management:

- upf_version
- load_upf
- save_upf
- load_upf_protected
- load_simstate_behavior
- find_objects
- begin_power_model
- end_power_model
- apply_power_model

Power Management Cells:

- define_always_on_cell
- define_diode_clamp
- define_isolation_cell
- define_level_shifter_cell
- define_power_switch_cell
- define_retention_cell



Using UPF for Low Power Design and Verification

© 2014 Mentor Graphics

The IEEE 1801-2013 Standard

Motivation

- Address known issues with 1801-2009
 - Improve the clarity and consistency
- Syntax clarifications, semantic clarifications
 - Some restrictions, some additions
- Include limited number of critical enhancements
 - Improved support for macro cell modeling
 - Attribution library pins/cells with low power meta data

Additional contributions:

- Cadence: Library Cell Modeling Guide Using CPF
- Cadence: Hierarchical Power Intent Modeling Guide Using CPF
- Si2: Common Power Format Specification, Version 2.0

=> Improved methodology convergence with CPF flows

IEEE STANDARDS ASSOCIATION



The IEEE 1801-2013 Standard

Revisited each and every command

- Rewrote the major strategy commands

Rewrote many key sections:

– Definitions, UPF Concepts, Language Basics, Simulation Semantics

Added new sections:

- Power management cell commands, UPF processing,
- Informative Annex on Low Power Design Methodology

Final Draft (D14) approved by IEEE-SA March 2013

- A 95% (19/20) approval rate on a 95% (20/21) return.
- One the largest entity base ballot pools in IEEE-SA history

IEEE1801-2013 Published May 30th 2013

- Available at no charge via the IEEE Get[™]Program
 - <u>http://standards.ieee.org/findstds/standard/1801-2013.html</u>
 - http://standards.ieee.org/getieee/1801/download/1801-2013.pdf





34



UPF Basic Concepts and Terminology*

Shreedhar Ramachandra Staff Engineer Synopsys

SYNOPSYS[®]

* Slides contributed by Jon Worthington





36

Using UPF for Low Power Design and Verification

© 2014 Synopsys
Functional Intent vs. Power Intent What is the difference?

Functional intent specifies

Architecture

- Design hierarchy
- Data path
- Custom blocks

Application

- State machines
- Combinatorial logic
- I/Os
- EX: DSP, Cache

• Usage of IP

- Industry-standard interfaces
- Memories
- etc

Captured in <u>RTL</u>

IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

Power intent specifies

- Power distribution architecture
 - Power domains
 - Supply rails
 - Shutdown control
- Power strategy
 - Power state tables
 - Operating voltages
- Usage of special cells
 - Isolation cells, Level shifters
 - Power switches
 - Retention registers

Captured in UPF



37

© 2014 Synopsys

How Power Intent Affects Implementation

- The power intent will have an impact on the implementation of the design.
 - Domains may need separate floorplans/regions.
 - Cells may need special power routing.
- This section will introduce power intent concepts in UPF and how they relate to implementation.



IEEE STANDARDS ASSOCIATION



Power Domains

Defined as:

 A collection of instances that are treated as a group for power management purposes. The instances of a power domain typically, but do not always, share a primary supply set. ...



Power Domain PD1 contains 3 instances Power Domain PD2 contains only Block2



39

IEEE STANDARDS ASSOCIATION



IEEE STANDARDS ASSOCIATION



40

Power Supply Network



- Describes logical connectivity of the power supplies, or power rails in your design
 - May include connectivity through power switches

IEEE STANDARDS ASSOCIATION



41

UPF Power Supply Networks - Supply Sets Supply Net S

- A group of related supply nets
- Functions represent nets
 - which can be defined later
- Electrically complete model
 - power, ground, etc.
- Predefined supply sets
 - for domains
- User-defined supply sets
 - for domains (local)
 - standalone (global)
- Supply set parameters
 - for strategies





42

IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

3 March 2014

How Logical Supply Networks Relate to Real World Connections

- The functions in a supply set will translate into real supply net connections.
 - Often a domain's 'primary' function will be implemented as the rails within a floorplan region, VDD and VSS in this example.
 - The other functions will be routed as secondary _ supplies and connect to special pins on the cell. The example here shows a levelshifter cell with a secondary pin called VDDL that connects to VDD2.
 - Secondary supplies may be primary supplies of other domains. Therefore the location of special cells may result in supplies from other domains to be available at the location where the cell is inserted.



```
associate supply set top ss\
  -handle PD.primary
```

Level Shifter Cell VDD VSS







43

Using UPF for Low Power Design and Verification

IEEE STANDARDS ASSOCIATION

Power Management Techniques

- Power Gating
- Multi-voltage
- Bias Voltage
- Dynamic Voltage and Frequency Scaling





44

Power Gating



Power reduction technique to save leakage power by shutting off, or powering down, unnecessary logic

Enabled by power switch, or MTCMOS, cells

Requires consideration of isolating and state retention.

IEEE

45

IEEE STANDARDS ASSOCIATION

Multi-Voltage

- Power savings technique to operate different blocks of logic at different voltages
 - Less critical blocks can be operated at a lower voltage for power savings



IEEE STANDARDS ASSOCIATION



46

Bias Voltage

Used to change the threshold voltage of a cell to improve the leakage characteristics of the cell



IEEE STANDARDS ASSOCIATION



47

Dynamic Voltage and Frequency Scaling

Power Saving Technique to change the voltage and/or clock frequency while the chip is running to save power



IEEE STANDARDS ASSOCIATION



48

Power Management Architecture

- Power States and Transitions
- Supply switching
- Isolation and Level Shifting
- State Retention





49

Power States and Transitions

- A design may have multiple modes of operation that affect the power supplies.
- Modelling these modes will allow tools to verify and implement the power intent. For example;
 - Simulation: States can indicate that correct isolation has been specified.
 - *Implementation*: Correct levelshifting can be inserted.
 - Verification: Confirm that the design is still correct after optimization.





IEEE STANDARDS ASSOCIATION

UPF Power States

UPF uses `add_power_state' to define the states of supplies.

```
add power state PD Mem \
  -state RUN {-logic expr {primary ==
ON 08}} \
  -state OFF {-logic expr {primary == OFF}}
add power state PD Proc \
  -state Normal { \
    -logic expr {primary == ON 10 && \
                  memory == ON 08 \&\& \setminus
                  PD Mem == RUN \} \}
 -state Sleep { \
    -logic expr {primary == OFF && \
                  memory == ON 08 && \setminus
                  PD Mem == RUN} } \
 -state Hibernate { \
    -logic expr {primary == OFF && \
                          == OFF && \
                  memory
                  PD Mem == OFF } }
```



PD_PROC	primary	memory	PD_MEM
Normal	ON_10	ON_08	RUN
Sleep	OFF	ON_08	RUN
Hibernate	OFF	OFF	OFF

IEEE STANDARDS ASSOCIATION



Supply Switching/Power Gating

- Supplies can be switched off to save power when they are not needed. This can be done off or on chip.
- On-chip switching can be implemented by number of methods including fine/course grain switch cells.
- UPF will allow a switch construct to be declared to represent the switching state of the supplies. The supplies, their states and controlling signals are all defined however how it is implemented is not specified.







52

Using UPF for Low Power Design and Verification

IEEE STANDARDS ASSOCIATION

© 2014 Synopsys

UPF - Power Gating

create logic port nPWR1 -direction in

create_power_switch SW -domain PD_Proc -input_supply_port {sw_in VDDSOC} -output_supply_port {sw_out VDDPROC1} -control_port {sw_ctl nPWR} -on_state {on_state sw_in {!sw_ctl}} -off_state {off_state {sw_ctl}}



PD_PROC	primary	memory	PD_MEM
Normal	ON_10	ON_08	RUN
Sleep	OFF	ON_08	RUN
Hibernate	OFF	OFF	OFF

IEEE STANDARDS ASSOCIATION



Coarse Grain Switch Implementation

- A UPF switch may be implemented as an array of switches all connected together to switch as one.
- The switches power the standard cell rows and use power meshes to connect the secondary supply.









54

Isolation Cells

- Isolation cells are typically used to protect logic that is powered on from logic that is powered off
 - Used to prevent unknown values in unpowered logic from propagating into live logic
 - Can also be used to prevent leakage current from live logic from improperly powering unpowered logic





55

IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

© 2014 Synopsys



UPF Isolation Strategies

```
set_isolation ISO_Proc \
  -domain PD_Proc \
  -applies_to outputs \
  -clamp_value 0 \
  -isolation_signal mISO \
  -isolation_sense low \
  -location self
use interface cell ISOX1 \
```

```
use_interface_cell ISOX1 \
  -domain PD_Mem \
  -strategy ISOMem \
  -lib_cells {TechISOX1}
```



PD_PROC	primary	memory	PD_MEM
Normal	ON_10	ON_08	RUN
Sleep	OFF	ON_08	RUN
Hibernate	OFF	OFF	OFF

IEEE STANDARDS ASSOCIATION



56

Level Shifters



- Changes the voltage from one discrete value to another discrete value
 - A 1'b1 driven by 1.0V logic may be too much for 0.7V logic and likewise a 1'b1 from 0.7V logic may not translate into a 1'b1 for 1.0V logic
 - A level shifter changes a 0.7V 1'b1 to a 1.0V 1'b1 so you are propagating valid digital values through the circuit

IEEE STANDARDS ASSOCIATION



57



UPF Level Shifting Strategies

```
set_level_shifter LSmem \
  -domain PD_Mem \
  -applies_to outputs \
  -location self
```

```
use_interface_cell LSX2 \
  -domain PD_Mem \
  -strategy LSMem \
  -lib cells {TechLSX2}
```



PD_PROC	primary	memory	PD_MEM
Normal	ON_10	ON_08	RUN
Sleep	OFF	ON_08	RUN
Hibernate	OFF	OFF	OFF

IEEE STANDARDS ASSOCIATION



58

State Retention

- A sequential element that can retain its value despite being powered off
 - Useful to recover the last known state of the design when power was removed
 - Reduces the amount of time needed reset a design to a specific state to continue operation





59

IEEE STANDARDS ASSOCIATION



UPF Retention Strategies



```
set_retention RET1 \
  -domain PD_Proc \
  -save_signal {SRb posedge} \
  -restore_signal {SRb negedge}
```

```
map_retention_cell RET1 \
  -domain PD_Proc \
  -lib_cells {TechRRX4}
```

PD_PROC	primary	memory	PD_MEM
Normal	ON_10	ON_08	RUN
Sleep	OFF	ON_08	RUN
Hibernate	OFF	OFF	OFF



60

IEEE STANDARDS ASSOCIATION

Multi-Voltage Special Cell Requirement



IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

IEEE

UPF Semantics and Usage

Erich Marschner Verification Architect Mentor Graphics







62

Using UPF for Low Power Design and Verification

© 2014 Mentor Graphics



- Logic Hierarchy
- Power Domains
- Power Domain Supplies
- Supply Sets
- Supply Connections
- Power Related Attributes
- Power States and Transitions
- Power Domain State Retention
- Power Domain Interface Management
- Supply Network Construction
- Supply Equivalence





Logic Hierarchy



Design Hierarchy

- A hierarchical description in HDL

Logic Hierarchy

An abstraction of the design hierarchy (instances only)

Scope

- An instance in the logic hierarchy

Design Top

The topmost scope/instance in the logic hierarchy to which a given UPF file applies





64

Logic Hierarchy

Design Hierarchy

 Instances, generate stmts, block stmts, etc.

Logic Hierarchy

- Instances only
- UPF objects
 - Created in instance scopes
 - Referenced with hierarchical names

Mapping to Floorplan

- May or may not reflect implementation
 - Depends upon the user and tools



IEEE STANDARDS ASSOCIATION



65

Using UPF for Low Power Design and Verification

© 2014 Mentor Graphics

Navigation



IEEE STANDARDS ASSOCIATION



66

Logic Hierarchy



IEEE STANDARDS ASSOCIATION



67

Using UPF for Low Power Design and Verification

© 2014 Mentor Graphics

Power Domains



Partition the Logic Hierarchy

- Every instance must be in (the extent of) exactly one domain

Can be further partitioned

- A subtree of the design can be carved out as another domain

Unless declared "atomic"

- Atomic power domains cannot be further subdivided

Can be composed into larger domains

- If all subdomains have the same primary power supply

Have an upper and a lower boundary

- Boundaries represent a change in primary supply

IEEE STANDARDS ASSOCIATION



68

create_power_domain PD1 -elements {.} ...



IEEE STANDARDS ASSOCIATION



69

create power domain PD2 -elements {A} ...



IEEE STANDARDS ASSOCIATION



create power domain PD3 -elements {B} ...



IEEE STANDARDS ASSOCIATION



create power domain PD4 -elements {A/D B/E} -atomic ...



Atomic domain cannot be further partitioned

IEEE STANDARDS ASSOCIATION



72

Using UPF for Low Power Design and Verification

© 2014 Mentor Graphics
Partitioning the Logic Hierarchy - 5

create composite domain PD23 -subdomains {PD2 PD3} ...



IEEE STANDARDS ASSOCIATION



73

Power Domain Boundaries



Define Domain Interfaces

 Isolation/Level shifting are only inserted at power domain boundaries

Upper Boundary

Includes lowconn of declared ports of "top-level" instances

Lower Boundary

- Includes highconn of ports of instances in another domain
- Includes macro instance ports with different supplies

Macro Instances

- May have multiple supplies
- Each port may have a different supply

IEEE STANDARDS ASSOCIATION



74

Domain Supplies



Primary supply

- Provides the main power, ground supplies for cells in the domain
- Can also provide additional supplies (nwell, pwell, ...)

Default retention supply

- Provides a default supply for saving the state of registers

Default isolation supply

- Provides a default supply for input or output isolation

Additional user-defined supplies

- Can be defined for particular needs (e.g., hard macros)

Available supplies

- Can be used by tools to power buffers used in implementation

IEEE STANDARDS ASSOCIATION



75

Power Domain Supply Sets



IEEE STANDARDS ASSOCIATION



76

Supply Sets



Consists of a set of up to 6 supply "functions"

- power, ground, nwell, pwell, deepnwell, deeppwell

Represent a collection of supply nets

- One supply net per (required) function
- Can be "global" or "local" to a power domain
 - Power domains have a few predefined supply set "handles"
- Can be associated with one another
 - To model supply connections abstractly
- Have power states with simstates
 - Determine domain functionality in power aware simulation

IEEE STANDARDS ASSOCIATION



77

Supply Sets

- A group of related supply nets
- Functions represent nets
 - which can be defined later
- Electrically complete model
 - power, ground, etc.
- Predefined supply sets
 - for domains
- User-defined supply sets
 - for domains (local)
 - standalone (global)
- Supply set parameters
 - for strategies







Using UPF for Low Power Design and Verification

3 March 2014

Associating Supply Sets 1

associate_supply_set PD1.primary -handle PD2.primary



IEEE STANDARDS ASSOCIATION



Using UPF for Low Power Design and Verification

79

Associating Supply Sets 2





IEEE STANDARDS ASSOCIATION



80

Supply Connections



Implicit connections

- Primary supply is implicitly connected to std cells

Automatic connections

- Supplies can be connected to cell pins based on pg_type

Explicit connections

- Supplies can be connected explicitly to a given pin

Precedence rules apply

- Explicit overrides Automatic overrides Implicit

Supply states determine cell behavior

- Cells function when supply is on,
- Cells outputs are corrupted when supply is off

IEEE STANDARDS ASSOCIATION



81

Implicit Supply Connections



IEEE STANDARDS ASSOCIATION



82

PG Types



Describe the usage of supply pins of cells, macros

- primary_power, primary_ground
- backup_power, backup_ground
- internal_power, internal_ground
- nwell, pwell, deepnwell, deeppwell

Typically defined in Liberty library models

- primary power/ground are common to all
- Can also be defined in HDL or UPF
 - Using attributes ...

Drive implicit and automatic supply connections

Each function of a domain supply set maps to a pg_type

IEEE STANDARDS ASSOCIATION



Automatic Supply Connections

connect_supply_set PD3.AO -elements {B/F/M7 B/F/M8}



IEEE STANDARDS ASSOCIATION



PG Type-Driven Connections

Automatic connection

connect_supply_set PD3.AO -elements {B/F/M7 B/F/M8} \
 -connect {power primary_power} \
 -connect {ground primary ground}

connect_supply_set PD3.AO -elements {B/F/M7 B/F/M8} \
 -connect {power backup_power} \
 -connect {ground backup_ground}

Implicit connection

- Equivalent to connect_supply_set PD2.primary -elements {.} \ -connect {power primary_power} \ -connect {ground primary_ground}

IEEE STANDARDS ASSOCIATION



85

Explicit Supply Connections

connect_supply_net PD3.AO.power -ports {B/F/M7/VDDB ...}



IEEE STANDARDS ASSOCIATION



Using UPF for Low Power Design and Verification

© 2014 Mentor Graphics

Power Attributes



Characteristics of a port or design element

- That relate to power intent or implementation
- Defined in UPF, HDL, or Liberty
 - Liberty and HDL attributes are imported into UPF
- Used to identify power supplies for ports
 - Related supplies for ports and cell pins
- Used to specify constraints for IP usage
 - Clamp value constraints for isolation of ports
- Used to specify structure and behavior information
 - Hierarchy leaf/macro cells, net connections, simstate use

IEEE STANDARDS ASSOCIATION



87

Predefined UPF Attributes

Supply Attributes

- UPF_pg_type
- UPF_related_power_port
- UPF_related_ground_port
- UPF_related_bias_ports
- UPF_driver_supply
- UPF_receiver_supply

Isolation Attributes

- UPF_clamp_value
- UPF_sink_off_clamp_value
- UPF_source_off_clamp_value

Structural Attributes

- UPF_is_leaf_cell
- UPF_is_macro_cell
- UPF_feedthrough
- UPF_unconnected

Behavioral Attributes

- UPF_retention
- UPF_simstate_behavior



88

IEEE STANDARDS ASSOCIATION

Attribute Definitions

UPF

```
set_port_attributes -ports Out1 \
    -attribute \
```

{UPF_related_power_port "VDD"

```
set_port_attributes -ports Out1 \
    -attribute \
    UDD we leted we can be added as a set of the set o
```

set port attributes -ports Out1 \

-related power port "VDD" \

-related ground port "VSS"

{UPF_related_ground_port "VSS"

HDL

SystemVerilog or Verilog-2005

(* UPF_related_power_port = "VDD", UPF_related_ground_port = "VSS" *)

output Out1;

VHDL

```
attribute UPF_related_power_port of
Out1: signal is "VDD";
```

attribute UPF_related_ground_port of Out1: signal is "VSS";

Liberty

- related_power_pin, related_ground_pin
- pg_type, related_bias_pins, is_macro_cell, etc.

IEEE STANDARDS ASSOCIATION



89

Supply Attributes

- UPF_pg_type
- UPF_related_power_port
- UPF_related_ground_port
- UPF_related_bias_ports
- UPF_driver_supply
- UPF_receiver_supply

Used to specify

- cell/macro supply port types
- logic port related supplies
- primary IO port related supplies
- driver/receiver supply sets
 - can be defined only in UPF
 - no supply set data type in HDL or Liberty



IEEE STANDARDS ASSOCIATION



90

Supply Attributes

- UPF_pg_type
- UPF_related_power_port
- UPF_related_ground_port
- UPF_related_bias_ports
- UPF_driver_supply
- UPF_receiver_supply

Isolation Attributes

- UPF_clamp_value
- UPF_sink_off_clamp_value
- UPF_source_off_clamp_value

Used to specify

- cell/macro supply port types
- logic port related supplies
- primary IO port related supplies
- driver/receiver supply sets
 - can be defined only in UPF
 - no supply set data type in HDL or Liberty

Used to specify

- clamp value requirements in case source is powered off when sink is powered on
 - used to define power constraints for IP blocks



91

IEEE STANDARDS ASSOCIATION

Used to identify

- leaf cells in the hierarchy
- macro cells in the hierarchy
- feedthrough paths through a macro cell
- unconnected macro ports

Structural Attributes

- UPF_is_leaf_cell
- UPF_is_macro_cell
- UPF_feedthrough
- UPF_unconnected



IEEE STANDARDS ASSOCIATION



92

Used to identify

- leaf cells in the hierarchy
- macro cells in the hierarchy
- feedthrough paths through a macro cell
- unconnected macro ports

Used to define

- whether state retention is required for a given element
- whether simstates determine power aware behavior (i.e., corruption)

Structural Attributes

- UPF_is_leaf_cell
- UPF_is_macro_cell
- UPF_feedthrough
- UPF_unconnected

Behavioral Attributes

- UPF_retention
- UPF_simstate_behavior



93

IEEE STANDARDS ASSOCIATION

Hard Macro Supplies



Modeled with Attributes

- Attributes of cell pins:
 - PG type attributes
 - Related supply attributes
 - In UPF, HDL, or Liberty
- Imply anonymous supply sets

In a memory cell with separate supplies for peripheral logic and memory core, different ports will have different driver supplies or receiver supplies.



94

IEEE STANDARDS ASSOCIATION

Supply Power States



Defined on supply sets

- In particular, power domain primary supply

Represent how cells behave in various situations

- When / whether cell outputs are corrupted

Defined by a logic expression

- State holds when logic expression is TRUE
- Also may include a supply expression
 - Defines the legal values of supply set fns when in that state

Also includes a simstate

- Simstate defines precise simulation semantics in this state

Not necessarily mutually exclusive!

IEEE STANDARDS ASSOCIATION



95

Supply Set Power State Definition

Simple

add_power_state PD1.primary -supply \
 -state {ON -logic_expr {PwrOn} -simstate NORMAL} \
 -state {OFF -logic_expr {!PwrOn} -simstate CORRUPT}

More Complex

add_power_state PD1.primary -supply \
-state {RUN -logic_expr {PwrOn && !Sleep && Mains} \
-simstate NORMAL} \
-state {LOW -logic_expr {PwrOn && !Sleep && Battery} \
-simstate NORMAL} \
-state {SLP -logic_expr {PwrOn && Sleep} \
-simstate CORRUPT_ON_CHANGE} \
-state {OFF -logic_expr {!PwrOn} \
-simstate CORRUPT}

IEEE STANDARDS ASSOCIATION



96

Simstates - Precedence and Meaning

lower

- NORMAL
- CORRUPT_STATE_ON_CHANGE
- CORRUPT_STATE_ON_ACTIVITY
- CORRUPT_ON_CHANGE
- CORRUPT_ON_ACTIVITY
- CORRUPT

higher

IEEE STANDARDS ASSOCIATION

NORMAL

- Combinational logic functions normally
- Sequential logic functions normally
- Both operate with characterized timing

CORRUPT_STATE_ON_CHANGE

- Combinational logic functions normally
- Sequential state/outputs maintained as long as outputs are stable

CORRUPT_STATE_ON_ACTIVITY

- Combinational logic functions normally
- Sequential state/outputs maintained as long as inputs are stable

CORRUPT_ON_CHANGE

- Combinational outputs maintained as long as outputs are stable
- Sequential state/outputs corrupted

CORRUPT_ON_ACTIVITY

- Combinational outputs maintained as long as inputs are stable
- Sequential state/outputs corrupted

CORRUPT

- Combinational outputs corrupted
- Sequential state/outputs corrupted



97

Using UPF for Low Power Design and Verification

© 2014 Mentor Graphics

Domain Power States



Defined on power domains

- In particular, power domains representing an IP block

Represent aggregate state of supplies, subdomains

Abstract functional/power modes of a component

Defined by a logic expression (like supply set states)

- Typically refers to power states of other objects
- Does NOT include a supply expression
 - Supply expressions are only for supply set power states
- Does NOT include a simstate
 - Simstates are only for supply set power states

Not necessarily mutually exclusive!

IEEE STANDARDS ASSOCIATION



98

Domain Power State Definition

Examples

```
add power state PD TOP -domain \
  -state {Normal \
    -logic expr \
       {primary == ON && \
       backup == ON \&\& \setminus
       PD mem == UP} \}
 -state {Sleep \
    -logic expr \
       \{ primary == OFF \&\& \setminus
       backup == ON \&\& \setminus
        PD mem == UP} }  
 -state {Off\
    -logic expr \
       \{ primary == OFF \&\& \setminus
       backup == OFF && \
        PD Mem == DOWN \} }
```

Examples

```
add_power_state PD_Mem -domain \
-state {UP \
    -logic_expr {primary == ON}} \
-state {RET \
    -logic_expr {retention == ON}} \
-state {DOWN \
    -logic_expr {retention == OFF}}
```

PD_TOP	.primary	.backup	PD_MEM
Normal	ON	ON	UP
Sleep	OFF	ON	RET
Off	OFF	OFF	DOWN

IEEE

99

IEEE STANDARDS ASSOCIATION

Power Management Strategies



Retention strategies

- Identify registers to retain, controls/conditions, and supplies
- Must satisfy any retention constraints (clamp value attributes)

Repeater strategies

- Identify ports to be buffered and their supplies
- Input and output ports can be buffered

Isolation strategies

- Define how to isolate ports where required control, supplies
- Actual isolation insertion is driven by source/sink power states

Level shifter strategies

- Define how to level-shift ports where required supplies
- Actual level shifter insertion is driven by threshold analysis

IEEE STANDARDS ASSOCIATION



100

Retention Strategies

Balloon Latch



Live Slave Latch

set_retention LSL -domain PD1 \
 -elements {...} \
 -retention_condition ... \
 -retention_supply ...



Figure 1—Retention state transition diagram for balloon-style retention

IEEE STANDARDS ASSOCIATION



101

Using UPF for Low Power Design and Verification

CC1-CC5

Isolation Strategies



Specifying Ports

- Using -elements and -exclude_elements
- Using filters: -applies_to, -diff_supply_only, -sink, -source

Precedence Rules

- More specific rules take precedence over more generic rules

Specifying Location

- Using locations self, parent, other, and fanout

Handling Fanout to Different Domains

- Using -sink to isolate different paths

Isolation Supplies and Cells

- Location affects default isolation supply and usable cell types

IEEE STANDARDS ASSOCIATION



102

Specifying Ports

Elements list includes ports

-elements { <port name> }
-elements { <instance name> }
-elements { . }
[if no -elements list, default is all ports of domain]

Exclude elements list excludes ports

-exclude_elements { ... }

Filters further limit the set of ports

-applies_to <inputs | outputs | both>
-source <domain name> | <supply set name>
-sink <domain name> | <supply set name>
-diff supply only

IEEE STANDARDS ASSOCIATION



103

What Happens if Multiple Strategies?



IEEE STANDARDS ASSOCIATION



104

Using UPF for Low Power Design and Verification

© 2014 Mentor Graphics

Precedence Rules for Strategies

lower

- Strategy for all ports of a specified power domain
- Strategy for all ports of a specified power domain with a given direction
- Strategy for all ports of an instance specified explicitly by name
- Strategy for a whole port specified explicitly by name
- Strategy for part of a multi-bit port specified explicitly by name

```
set_isolation ISO1 -domain PD \
...
```

```
set_isolation ISO2 -domain PD \
  -applies_to inputs ...
```

```
set_isolation ISO3 -domain PD \
  -elements {i1} ...
```

```
set_isolation ISO4 -domain PD \
  -elements {i1/a i1/b} ...
```

```
set_isolation ISO5 -domain PD \
  -elements {i1/a[3] i1/b[7]} ...
```

higher

IEEE STANDARDS ASSOCIATION



105

Interface Cell Locations

Self

- The domain for which the strategy is defined

Parent

- The domain "above" the self domain

Other

- The domains "above" and "below" the self domain

Fanout

- The domain in which the receiving logic is contained





106

Isolation Cell Locations

set isolation ISO1 -domain PD2 -location ...



IEEE STANDARDS ASSOCIATION



107

Other Isolation Cell Parameters

Clamp Value

- specified with

-clamp_value < 0 | 1 | any | Z | latch >

Control

- specified with

-isolation_signal <signal name>

```
-isolation_sense <high | low>
```

Supply

- specified with

-isolation_supply <supply set name>

- if not specified, uses default_isolation supply of location
 - can be a single-rail cell if containing domain is always on when enabled
 - otherwise typically requires a dual-rail cell

IEEE STANDARDS ASSOCIATION


Strategy Execution Order



Retention, then Repeater, then Isolation, then Level Shifter





Using UPF for Low Power Design and Verification

© 2014 Mentor Graphics

Strategy Interactions

	Retention	Repeater	Isolation	Level Shifter
Retention		affects	affects	affects
Repeater	affected by		affects	affects
Isolation	affected by	affected by		affects
Level Shifter	affected by	affected by	affected by	

Strategies may change driver and/or receiver supplies of a port

This may affect -source/-sink filters of subsequently executed strategies





Supply Ports/Nets



Represent supply ports, pins, and rails

- Primary supply inputs, supply pins of cells, nets in between

Are connected together to create supply network

- Together with power switches to control power distribution
- Deliver power/ground/etc. supplies to domains
 - Delivered values determine how domain functions

Have and propagate {state, voltage} values

- States are UNDETERMINED, OFF, PARTIAL_ON, FULL_ON
- Voltages are fixed-point values with microvolt precision

Examples

- {FULL_ON 1.2} {PARTIAL_ON 0.81} {OFF}





111



"Power" (Supply) Switches

Have one or more supply inputs

- Defined with -input_supply_port

Have one supply output

- Defined with -output_supply_port

Have one or more control inputs

- Defined with -control_port

Have one or more control states

- Defined with -on_state Or -on_partial_state
- Also can include -error_state and/or -off_state

Conditionally propagate input supply values to output

- Based on which control states are active

IEEE STANDARDS ASSOCIATION



Power Switches

Examples



IEEE STANDARDS ASSOCIATION



Supply Network Construction



Commands

create_supply_port ...
create_supply_net ...
connect_supply_net ...

create_power_switch ...
connect_supply_net ...

create_supply_net \
 -resolved ...
connect_supply_net ...

create_supply_set \
 -update

IEEE STANDARDS ASSOCIATION



114

Supply Equivalence



Supply Ports/Nets/Functions

- **Electrically equivalent** if same/connected/associated

- Functionally equivalent if

- they are electrically equivalent, or
- they are declared functionally equivalent
 - example: outputs of two switches that have same input and control

Supply Sets

- Functionally equivalent if

- both have the same required functions, and corresponding required functions are electrically equivalent; or
- both are associated with the same supply set; or
- they are declared functionally equivalent
 - Declaration works for verification only; must be explicitly connected for implementation





A Deeper Look at UPF Power Intent

- Logic Hierarchy
- Power Domains
- Power Domain Supplies
- Supply Sets
- Supply Connections
- Power Related Attributes
- Power States and Transitions
- Power Domain State Retention
- Power Domain Interface Management
- Supply Network Construction
- Supply Equivalence

IEEE STANDARDS ASSOCIATION

For more details, read the IEEE 1801-2013 UPF spec, especially Clause 4, UPF Concepts



BREAK

IEEE STANDARDS ASSOCIATION



Hard IP Modeling with Liberty and Verilog

Sushma Honnavara-Prasad Principal Engineer Broadcom







118

Leaf Cells vs Macros (IPs)

Leaf cell

- An instance that has no descendants, or an instance that has the attribute UPF_is_leaf_cell associated with it.
- In a typical ASIC flow,
 - Used to denote a standard cell/IO/Analog IP etc in the design
 - Have simulation models/.libs associated with them

Macros

- Also called IPs, a piece of functionality optimized for power/area/performance
 - Soft macros handed off as synthesizable HDL (technology agnostic)
 - Hard macros handed off as LEF/GDS (technology specific)
 Also a leaf cell
- UPF_is_macro_cell attribute allows the model to be recognized as part of lower boundary of the domain containing the instance





Models Dealing with Power

Why do we need them:

- Power models provide a compact abstraction of the design while preserving the structural/functional power related properties of the design
- Type of models we use change based on the design/verification phase

UPF Power models

Simulation models

• Power aware RTL/Gate models (Verilog/VHDL/SV)

Implementation models

- Liberty
- LEF etc.

IEEE STANDARDS ASSOCIATION



120

Liberty Attributes and UPF

- Leaf cell/macro cell power intent may be contained in liberty (.lib models)
- Iib can describe power/power management cell attributes

.lib	UPF	Purpose
pg_pin	-	Supply pin definition
pg_type	UPF_pg_type	Function of a supply
pg_function	-	Supply expression for generated supplies
related_power_pin	UPF_related_power_port	Power associated with a port
related_ground_pin	UPF_related_ground_port	Ground associated with a port

Supply Attributes







333

Liberty Attributes and UPF

.lib	UPF	Purpose
is_macro_cell	UPF_is_macro_cell	Identify a hard-macro
-	UPF_is_leaf_cell	Identify a leaf-cell (all cells in .lib are considered leaf cells)
always_on	define_always_on_cell	Cells that can remain on while the domain is off
antenna_diode_type	define_diode_clamp	Define/describe diode clamps
is_isolation_cell	define_isolation_cell	Define isolation cell
isolation_cell_enable_pin	-enable	Identifies isolation cell enable
always_on	-always_on_pins	Always on Pin attribute
is_level_shifter	define_level_shifter_cell	Define level shifter cells
level_shifter_enable_pin	-enable	Enabled level shifter control

Power management cell attributes





Liberty Attributes and UPF

.lib	UPF	Purpose
switch_cell_type	create_power_switch_cell	Define a power-switch cell
user_pg_type	gate_bias_pin	Identifies supply pin associated with gate input
retention_cell	define_retention_cell	Define a retention cell
retention_pin	-	Identifies the retention control(s)
save_action	save_function	Save pin function that enables save action
restore_action	restore_function	Restore pin function that enables restore action

Power management cell attributes





Example: Embedded SRAM



IEEE STANDARDS ASSOCIATION



```
cell (SRAM) {
  is macro cell : true;
  switch_cell_type : fine_grain;
 pg pin (VDD) {
    pg type: primary power;
    voltage name: VDD;
    direction: input;
  }
  pg pin (VSS) {
    pg type: primary ground;
    voltage name: VSS;
    direction: input;
  }
```



IEEE STANDARDS ASSOCIATION



1333

```
pg pin (VDDSW)
               - {
  pg type: internal power;
  voltage name: VDDSW;
  direction: internal;
  pg function: VDD;
  switch function: pwron in;
}
pin (iso) {
  related power pin : VDD;
  related_ground_pin : VSS;
```





IEEE STANDARDS ASSOCIATION

```
pin (pwron in) {
  related power pin : VDD;
  related ground pin : VSS;
  switch pin: true;
}
pin (clk) {
  related power pin : VDDSW;
  related ground pin : VSS;
}
pin (cs) {
  related power pin : VDDSW;
  related ground pin : VSS;
}
```



IEEE STANDARDS ASSOCIATION



1333

127

```
pin (pwron out) {
  related power pin : VDD;
  related ground pin : VSS;
  function: pwron in;
}
pin (dout[0]) {
  related power pin : VDD;
  related ground pin : VSS;
}
pin (dout[1]) {
  related power pin : VDD;
  related ground pin : VSS;
}
```





IEEE STANDARDS ASSOCIATION

Embedded SRAM: Power Aware HDL

assign VDDSW = pwron_in && VDD; assign supply_on = VDDSW && !VSS;

//Corrupt all the inputs associated pwron_in
// with VDDSW when pwron_in is 0 float
assign clk_int = (supply_on)?clk: `x'; clk
assign cs_int = (supply_on)?cs: `x';

```
//Corrupt array if iso !=1 when off
if (!pwron_in && !iso)
        array[M] <= 16{1'bx};</pre>
```

```
//Corrupt outputs when VDDSW is off
// and not isolated
assign dout = (iso)? 16{1'b0}: (supply_on)? dout_int:16{1'bx};
```

IEEE STANDARDS ASSOCIATION



Power Model and Power Management Cell Commands

David Cheng Architect Cadence Design Systems

cādence™





Using UPF for Low Power Design and Verification

© 2014 Cadence

Power Model

For static tools (where the block content is a black box)

- Liberty cell modeling provides basic modeling
- Power model provides additional modeling:
 - Power states (power modes)
 - Feedthrough and floating ports
 - Detailed isolation picture of boundary ports
- For dynamic tools (where the block content is visible)
 - Similar to the block's design UPF
 - Power model provides a clear boundary that prevents higherscope UPF constructs from "coming into" the block





Commands for Power Model

Commands to define a power model containing other UPF commands

```
begin_power_model power_model_name [-for model_list]
    <UPF commands>
end_power_model
apply_power_model power_model_name
    [-elements instance_list]
    [-supply_map {
        {lower_scope_handle upper_scope_supply_set}*
    }]
```

- Certain commands cannot be used within a power model definition
 - •name_format
 - •save_upf
 - •save_scope
 - •load_upf -scope
 - •begin_power_model/end_power_model/apply_power_model
 - Any deprecated/legacy commands/options





Same Example - Different Colors

For static tools:

- Only describes the boundary (the red part)
- Internal is a black box
- Similar to Liberty model



IEEE STANDARDS ASSOCIATION



Possible Checks in Mind

- Do I always assert iso before I assert pwron_in?
- Are my power states/ modes consistent with the block's?
- Is my logic compatible with the asserted clamp values?
- Are clk and clk_out treated the same?
- No check needed for *float*







Power Model Description

```
begin power model
create power domain PD1 \
  -include scope
create supply set SS VDD ...
create_supply_set SS VDDSW ...
set port attributes \
  -elements . \
  -applies to inputs \
  -receiver supply SS VDDSW
set port attributes \
  -ports {pwron in iso}
  -receiver supply SS_VDD
set port attributes \
  -elements . \
  -applies to outputs \setminus
  -driver_supply SS_VDD
```

Blue: Liberty can also describe Red: Liberty weaker



IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

Power Model Description

Blue: Liberty can also describe Red: Liberty weaker



IEEE STANDARDS ASSOCIATION



IEEE

Liberty Description

```
pin (clk out) {
  function: clk;
}
pin (float) {
pin (dout[0]) {
  related power pin : VDD;
  related ground pin : VSS;
  is isolated: true;
  (isolation enable condition:
    iso;)
}
```



IEEE STANDARDS ASSOCIATION



Possible Checks in Mind

- Do I always assert iso before I assert pwron_in?
 - Now possible with Liberty's isolation_enable_condition
- Are my power states/ modes consistent with the block's?
 - Liberty has no PSTs
- Is my logic compatible with the asserted clamp values?
 - Liberty has no "clamp_value"
- Are clk and clk_out treated the same?
 - Liberty has no "feedthrough"
- No check needed for *float*
 - Liberty has no "unconnected"



IEEE

Using UPF for Low Power Design and Verification

IEEE STANDARDS ASSOCIATION

© 2014 Cadence

Two Flavors of Dynamic Simulation for a Block

Power aware

- HDL alone is enough
- Often "hard macros"
- (Review Sushma's slide)

Power unaware

- HDL + UPF
- Often "soft macros"
 - E.g., an HDL block that goes through implementation and is now "hardened"
- Without power model, the UPF looks just like your regular design





IEEE STANDARDS ASSOCIATION

Power Unaware HDL

assign VDDSW = pwron_in && VDD; assign supply_on = VDDSW && !VSS;

//Corrupt all the inputs associated
// with VDDSW when pwron_in is 0
assign clk_int = (supply_on)?clk: `x';
assign cs_int = (supply_on)?cs: `x';

```
Note: many details abstracted out,
e.g.:
```

- always @ (addr or cs or...)
- if (we) { write } else { read }
- assign dout_int = ...



//Corrupt outputs when VDDSW is off
// and not isolated
assign dout = (iso)? 16{1'b0}: (supply on)? dout_int:16{1'bx};

IEEE STANDARDS ASSOCIATION



Power Model (for Dynamic Tools)

- A power model is similar to the block's design UPF, except a clear boundary that prevents higher-scope UPF constructs from "coming into" the block
- Example: two supply ports in a block are shorted at higher scope
 - With the clear boundary of a power model, the simulation tool would treat the two supplies still as "different supplies"
- Other examples exist



IEEE STANDARDS ASSOCIATION



Using UPF for Low Power Design and Verification

© 2014 Cadence

Summary on Power Model

In short, power model indicates this block is already done

For static tools (where the block content is a black box)

- Liberty cell modeling provides basic modeling
- Power model provides additional modeling:
 - Power states (power modes)
 - Feedthrough and floating ports
 - Detailed isolation picture of boundary ports
- For dynamic tools (where the block content is visible)
 - Similar to the block's design UPF
 - Power model provides a clear boundary that prevents higherscope UPF constructs from "coming into" the block

IEEE STANDARDS ASSOCIATION



Modeling Power Management Cells

1801-2013 provides commands to model the following power management cells

- State retention cells
- Always-on cells
- Isolation cells
- Level shifter cells
- Power switch cells
- Diode cells

An alternative to modeling low power management cells using Liberty





Example: State Retention Cells



IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

1333
Relationship to Liberty

1801-2013 Annex H contains the current mapping

- Sushma covered with some examples earlier
- 1801 does not have to "wait" for Liberty if special needs arise, e.g.:



IEEE STANDARDS ASSOCIATION



Work with Strategies, Example:





146

IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

© 2014 Cadence

3 March 2014

Summary on 1801-2013 Library Cell Commands

Model commonly used power management cells

- Compact form to specify common attributes of many cells in a single command
- An alternative modeling in addition to Liberty
- Direct mapping with corresponding strategies





Low Power Design Methodology for IP Providers

John Biggs Senior Principal Engineer ARM

ARM®





Using UPF for Low Power Design and Verification

© 2014 ARM Ltd

ARM® Cortex®-A MPCore Example

Generic simplified example

Symmetric Multicore Cluster

1-4 CPUs with L2 cache

Each CPU has 2 power domains

- Integer CPU, L1 Cache, Debug and Trace
- Floating point and SIMD engine

The MPCore has 3 power domains

- L2 cache RAMs.
- L2 cache control
- Debug and Trace







IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

© 2014 ARM Ltd

Cortex-A MPCore Power Domains



IEEE STANDARDS ASSOCIATION



Tip: Align Power Domains and Logic Hierarchy

- Multi-element power domains can lead to unexpected "intra-domain" isolation
 create_power_domain RED -elements {A B}
- These can often be avoided with a different approach

create_power_domain RED -elements {.}
create_power_domain BLUE -elements {C}

 Better to align power domains with logic hierarchy if at all possible



Failing that, use -diff_supply_only option or the -source/-sink filters

IEEE STANDARDS ASSOCIATION







Using UPF for Low Power Design and Verification

3 March 2014 151

Cortex-A MPCore Power States

	PD_CPU	PD_FPU
RUN	RUN	*
RETENTION	RET	!RUN
OFF	OFF	OFF
IRUN = RET	or OFF	



	PD_CPU0	PD_CPU1	PD_CLSTR	PD_L2RAM	PD_DBG
RUN	RUN	RUN	RUN	RUN	*
RETENTION	!RUN	!RUN	!RUN	RET	*
DORMANT	OFF	OFF	OFF	ON	*
DEBUG	*	*	*	*	RUN
OFF	OFF	OFF	OFF	OFF	OFF

IEEE STANDARDS ASSOCIATION



Successive Refinement of Power Intent





IEEE STANDARDS ASSOCIATION

A Soft IP Provider Need Only Declare Four Things:

- 1. The "atomic" power domains in the design
 - These can be merged but not split during implementation
- 2. The state that needs to be retained during shutdown
 - Without prescribing how retention is controlled
- 3. The signals that need isolating high/low
 - Without prescribing how isolation is controlled
- 4. The legal power states and sequencing between them
 - Without prescribing absolute voltages

IEEE STANDARDS ASSOCIATION









Clamp everything low by default Then call out the exceptions



IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

© 2014 ARM Ltd



Using UPF for Low Power Design and Verification

3 March 2014 156

Cluster Constraints

1. "Atomic" power domains

create_power_domain PD_CLSTR -elements {.} \
 -exclude_elements {"\$L2RAM" "\$DEBUG"} -atomic
create_power_domain PD_L2RAM -elements "\$L2RAM" -atomic
create power domain PD DEBUG -elements "\$DEBUG" -atomic

2. Retention requirements

set_retention_elements RETN_LIST -elements {.} Retain "all or nothing"

3. Isolation requirements



Clamp everything low by default Then call out the exceptions

IEEE

IEEE STANDARDS ASSOCIATION

Put everything in PD_CLSTR except PD_L2RAM and PD_DEBUG



Using UPF for Low Power Design and Verification © 2014 ARM Ltd



add_power	_state	PD_DEBUG -do	omain \				
-stat	e {RUN	-logic_expr	{primary	==	ON	}}\	
-stat	e {OFF	-logic_expr	{primary	==	OFF	}}	

Define **PD_DEBUG** in terms of its supply sets

IEEE STANDARDS ASSOCIATION



PD_DEBUG

RUN

OFF

primary

ON

OFF



833



IEEE STANDARDS ASSOCIATION



Successive Refinement of Power Intent









160

Flat vs Hierarchical

Configure instances in context

set scope /SOC

load_upf cpu_cnstr.upf -scope CLSTR/CPU1 load_upf cpu_cnstr.upf -scope CLSTR/CPU2 load_upf clstr_cnstr.upf -scope CLSTR

Isolation

set_isolation ISO -domain PD_CPU1
 -isolation_signal PMU/nISO1
 -location self

Power switches

create_power_switch SW -domain PD_CPU1
 -input_supply_port {sw_in VDDSOC}
 -output_supply_port {sw_out VDDCPU1}
 -control_port {sw_ctl PMU/nPWR1}
 -on_state {on_state sw_in {!PMU/nPWR1}}
 -off_state {off_state { PMU/nPWR1}}





IEEE STANDARDS ASSOCIATION

Flat vs Hierarchical

Configure IP out of context

create_logic_port nISO -direction in
create logic port nPWR -direction in

set_isolation ISO -domain PD1
 -isolation_signal nISO
create_power_switch SW -domain PD
 -control port {sw ctl nPWR}

Load configured IP in to context

set_scope /CLSTR load_upf cpu_config.upf -scope CPU1 load_upf cpu_config.upf -scope CPU2 create_logic_port nISO1 create_logic_port nPWR1 connect_logic_net CPU1/ISO -port nPWR1 connect logic net CPU1/ISO -port nISO1

Connect up to PMU





IEEE STANDARDS ASSOCIATION



CPU Configuration

Using UPF for Low Power Design and Verification

3 March 2014 163

CPU

CPU Configuration



Update power supply state with supply expressions



Update power domain state with logic expressions



Cluster Configuration

Create Cluster power control ports

create_logic_port	nPWRUP_CLSTR	-direction	in
<pre>create_logic_port</pre>	nISOLATE_CLSTR	-direction	in
create_logic_port	nPWRUP_L2RAM	-direction	in
create_logic_port	nISOLATE_L2RAM	-direction	in
create_logic_port	nRETAIN_L2RAM	-direction	in
create_logic_port	nPWRUP_DEBUG	-direction	in
create_logic_port	nISOLATE_DEBUG	-direction	in

Create CPU power control ports

create_logic_po	rt nPWRUP_CPU0	-direction	in
create_logic_po	rt nISOLATE_CPU0	-direction	in
create_logic_po	rt nPWRUP_CPU1	-direction	in
create logic po	rt nISOLATE CPU1	-direction	in

Connect CPU power control ports

connect logic net nPWRUP CPU0 connect logic net nISOLATE CPU0 -port uCPU0/nISOLATE CPU0 connect logic net nPWRUP CPU1 connect logic net nISOLATE CPU1 -port uCPU1/nISOLATE CPU1

-port uCPU0/nPWRUP CPU0 -port uCPU1/nPWRUP CPU1







Using UPF for Low Power Design and Verification

© 2014 ARM Ltd



IEEE STANDARDS ASSOCIATION



Cluster Configuration





Update power domain state with logic expressions

```
add_power_state PD_L2RAM -domain -update \
    -state {RUN -logic_expr {!nPWRUP_L2RAM && !nRETAIN_L2RAM}} \
    -state {RET -logic_expr { nPWRUP_L2RAM && nRETAIN_L2RAM}} \
    -state {OFF -logic_expr { nPWRUP_L2RAM }}
add_power_state PD_DEBUG -domain \
    -state {RUN -logic_expr { !nPWRUP_DEBUG}} \
    -state {OFF -logic_expr { nPWRUP_DEBUG}}
add_power_state PD_CLSTR -domain \
    -state {RUN -logic_expr { !nPWRUP_CLSTR}} \
    -state {RET -logic_expr { !nPWRUP_CLSTR}} \
    -state {DMT -logic_expr { nPWRUP_CLSTR}} \
    -state {OFF -logic_expr { nPWRUP_CLSTR}} \
    -state {O
```

IEEE STANDARDS ASSOCIATION



Successive Refinement of Power Intent



IEEE STANDARDS ASSOCIATION



168

CPU Implementation



Create supply nets and update supply set functions



Map the isolation strategies on to specific library cells

use_interface_cell CPU_LO -strategy ISO_LO -domain PD_CPU -lib_cells `\$ISO_LO" use_interface_cell CPU_HI -strategy ISO_HI -domain PD_CPU -lib_cells `\$ISO_HI"

Create a switch to fulfill the power state



IEEE STANDARDS ASSOCIATION





IEEE STANDARDS ASSOCIATION

IEEE

170

Cluster Implementation

Map the isolation strategies on to specific library cells

use_interface_cell CLSTR_LO -strategy ISO_LO -domain PD_CLSTR -lib_cells ``\$ISO_LO" use_interface_cell CLSTR_HI -strategy ISO_HI -domain PD_CLSTR -lib_cells ``\$ISO_HI" use_interface_cell L2RAM_LO -strategy ISO_LO -domain PD_L2RAM -lib_cells ``\$ISO_LO" use_interface_cell DEBUG_LO -strategy ISO_LO -domain PD_DEBUG -lib_cells ``\$ISO_LO"





171

Using UPF for Low Power Design and Verification

© 2014 ARM Ltd



IEEE STANDARDS ASSOCIATION



172

Successive Refinement of Power Intent





173

IEEE STANDARDS ASSOCIATION

Hand Off as Hard Macro

- No need to re-verify the low power implementation
 - Just need to verify its low power integration in to the SoC
 - 1. Power aware simulation model
 - Corruption and retention behaviours during shutdown
 - Assertions to check correct sequencing of power controls
 - 2. Liberty model with power/ground pin syntax
 - related_power_pin, power_down_function etc.
 - 3. Macro level UPF (descriptive not directive)
 - "Virtual" switches to "expose" internal supply sets
 - Power states, related power pins, isolation etc.







174

IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

© 2014 ARM Ltd

3 March 2014

Hand Off as Hard Macro

Improved support for Macro Cell modelling in IEEE1801-2013

apply_power_model CLSTR -elements uCLSTR -supply_map {PD_CLSTR.primary SS1}

Alternatively just use the original RTL+UPF to model Hard Macro



IEEE STANDARDS ASSOCIATION

SoC-Level Design and Verification

Sushma Honnavara-Prasad Principal Engineer Broadcom







176

Using UPF for Low Power Design and Verification

© 2014 Broadcom

SoC Power Intent Specification





Using UPF for Low Power Design and Verification

© 2014 Broadcom

3 March 2014

177

Introduction

- A typical SoC contains:
- Hard IP (fully implemented macros)
- Soft IP (HDL integrated into top level)
- Analog/mixed signal macros
- IO pads
- Challenges involved:
- Number of power supplies and their connections
- Number of system power states
- Modularizing the top level UPF
- Specification of top level iso/ls requirements due to multiple domains



IEEE STANDARDS ASSOCIATION



Using UPF for Low Power Design and Verification

© 2014 Broadcom

SoC UPF Outline

```
load_upf $env(UPF_PATH)/core/upf/core.upf -scope u_core
load_upf $env(UPF_PATH)/iopads/upf/iopads.upf -scope u_pads
```

```
if { $env(HIER_MODE) eq "TRUE" } {
    load_upf $env(UPF_PATH)/hard_block/upf/hard_block.upf \
    -scope u_hard_block
}
```

```
create_power_domain PD_TOP -elements { . }
source $env(UPF_PATH)/top/upf/top_power_ports.upf
source $env(UPF_PATH)/top/upf/top_power_nets.upf
source $env(UPF_PATH)/top/upf/top_supply_sets.upf
associate_supply_set aonss -handle PD_TOP.primary
```

source	<pre>\$env(UPF_PATH)/top/upf/top_submodule_connections.upf</pre>
source	<pre>\$env(UPF_PATH)/top/upf/top_macro_connections.upf</pre>
source	<pre>\$env(UPF_PATH)/top/upf/top_port_attributes.upf</pre>
source	<pre>\$env(UPF_PATH)/top/upf/top_system_states.upf</pre>
source	<pre>\$env(UPF_PATH)/top/upf/top_strategies.upf</pre>

IEEE STANDARDS ASSOCIATION



Top-Level Supply States

Supplies	Туре	nom	turbo	offmode
IO supplies	Constant	1.8V		
AON supply	Constant	0.8V		
VAR1 supply	Variable/switchable	0.8V	0.9V	Off
VAR2 supply	Variable/switchable	0.8V	0.9V	Off
VAR3 supply	Variable	0.8V	0.9V	
VAR4 supply	Switchable	0.9V		Off

```
add_power_state var1ss -supply \
-state { nom -supply_expr { (power == {FULL_ON 0.8}) && (ground == {FULL_ON 0}) && (nwell == {FULL_ON 0.8}) } \
-state { turbo -supply_expr { (power == {FULL_ON 0.9}) && (ground == {FULL_ON 0}) && (nwell == {FULL_ON 0.9}) } \
-state { offmode -supply_expr { (power == {OFF}) && (ground == {FULL_ON 0}) && (nwell == {OFF}) && (ground == {FULL_ON 0}) && (nwell == {OFF}) && (ground == {FULL_ON 0}) && (nwell == {OFF}) && (ground == {FULL_ON 0}) && (nwell == {OFF}) && (ground == {FULL_ON 0}) && (nwell == {FULL_ON 0.8}) && (nwell == {FULL_ON 0.9}) && (nw
```

IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification



1333

Note: Some states are left
Top-Level Power States

State	ioss	aonss	var1ss	var2ss	var3ss	var4ss
nom	nom	nom	nom	nom	nom	nom
state1	nom	nom	turbo	turbo	turbo	nom
state2	nom	nom	turbo	nom	nom	nom
state3	nom	nom	nom	turbo	nom	nom
state4	nom	nom	nom	nom	turbo	nom
state5	nom	nom	off	nom	nom	nom



State	ioss	aonss	var1ss	var2ss	var3ss	var4ss
on	nom	nom	!off	!off	nom turbo	!off
var1off	nom	nom	off	!off off	nom turbo	!off
var2off	nom	nom	!off	off	nom turbo	!off
var4off	nom	nom	off	!off off	nom turbo	off
alloff	nom	nom	off	off	nom turbo	off

IEEE STANDARDS ASSOCIATION



Top-Level Power States

State	ioss	aonss	var1ss	var2ss	var3ss	var4ss
on	nom	nom	!off	!off	nom turbo	!off
var1off	nom	nom	off	- (any)	nom turbo	!off
var2off	nom	nom	!off	off	nom turbo	!off
var4off	nom	nom	off	- (any)	nom turbo	off
alloff	nom	nom	off	off	nom turbo	off

```
add power state PD TOP -domain \
 -state { on
 -logic expr { (var1ss != offmode) && (var2ss != offmode) && \
                (var3ss == nom || var3ss==turbo) \& (var4ss != offmode) \} 
 -state { varloff
                  -logic expr { (var1ss == offmode) && (var3ss == nom || var3ss==turbo) && \
                (var4ss != offmode) } } \
 -state { var2off
                  -logic expr { (var1ss != offmode) && (var2ss == offmode) && \
                (var3ss == nom || var3ss==turbo) \& (var4ss != offmode) \} 
 -state { var4off \
 -logic expr { (var1ss == offmode) && (var3ss == nom || var3ss==turbo) && \
                (var4ss == offmode) } } \
 -state { alloff
                 \
 -logic expr { (var1ss == offmode) && (var2ss == offmode) && \
                (var3ss == nom || var3ss==turbo) && (var4ss == offmode) } }
```

IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification



Top-Level Power Transitions



describe_state_transition i1 -object PD_TOP -from {ALLOFF} -to {ALLON} -illegal describe_state_transition i2 -object PD_TOP -from {ALLON} -to {ALLOFF} -illegal describe_state_transition i3 -object PD_TOP -from {ALLON} -to {VAR4OFF} -illegal describe_state_transition i4 -object PD_TOP -from {VAR4OFF} -to {ALLON} -illegal

describe_state_transition t1 -object PD_TOP -from {ALLON} -to {VAR1OFF VAR2OFF}
describe_state_transition t2 -object PD_TOP -from {VAR1OFF} -to {ALLON VAR2OFF VAR4OFF}
describe_state_transition t3 -object PD_TOP -from {VAR2OFF} -to {VAR1OFF ALLON}
describe_state_transition t4 -object PD_TOP -from {VAR4OFF} -to {VAR1OFF ALLOFF}
describe_state_transition t4 -object PD_TOP -from {ALLOFF} -to {VAR4OFF}

IEEE STANDARDS ASSOCIATION



SoC UPF Integration Tips





184

Using UPF for Low Power Design and Verification

© 2014 Broadcom

3 March 2014

Summary

- Design/UPF Partitioning
- Modularization
- Mixed language handling
- IO modeling
- Macro handling





Design/UPF Partitioning

Partition design UPF into sub-module UPF

- Place and route block boundary
- Power domain boundary

```
load_upf $env(UPF_PATH)/module1/upf/module1.upf \
   -scope core inst/module1 inst
```

```
load_upf $env(UPF_PATH)/module2/upf/module2.upf \
   -scope core inst/module2 inst
```

```
load_upf $env(UPF_PATH)/module3/upf/module3.upf \
   -scope core_inst/module3_inst
```

Iso/Ls inside blocks or at top level

- Number of domains < N, Iso/Ls insertion at top
 - Block/sub-module implementation is simplified, all domain crossings at top
- Number of domains > N, Iso/Ls inside implementation blocks/submodules
 - Block/sub-module low power implementation is self contained
 - Top level domain crossings are minimized, simplifying top level implementation

IEEE STANDARDS ASSOCIATION



Modularizing Top-Level UPF

Break up the contents of top level UPF into multiple files for readability

- Top level power ports
- Top level power nets
- Top level supply sets
- Macro connections
- System power states

source	<pre>\$env(UPF_PATH)/top/upf/top_power_ports.upf</pre>
source	<pre>\$env(UPF_PATH)/top/upf/top_power_nets.upf</pre>
source	<pre>\$env(UPF_PATH)/top/upf/top_macro_connections.upf</pre>
source	<pre>\$env(UPF_PATH)/top/upf/top_system_states.upf</pre>

IEEE STANDARDS ASSOCIATION



187

Mixed Language Handling

Be aware of HDL case sensitivity

- Verilog/VHDL (and UPF) case sensitive
- VHDL case insensitive
- Issue: This particular affects how we write a UPF for a piece of HDL code
 - find_objects by default returns case sensitive match patterns

Bus notation differences

- Verilog/System Verilog square bracket
- VHDL parenthesis

Tip

 Keeping the domain boundary in one HDL type helps keep the UPF simple.

IEEE STANDARDS ASSOCIATION



IO Modeling

IO pad con

- Special structure involving multiple power supplies
- Need many connect_supply_net connections
- Special IO cells connected to analog constants need additional domains (hierarchies)

```
set pad_inst_list [find_objects . -pattern "PADRING_*" \
            -object_type model -transitive]
foreach pad_inst $pad_inst_list {
            connect_supply_net pad_ring_VSS -ports "$pad_inst/VSSP"
}
```

Supply port/net/set reduction using equivalence

- Several IO supplies are functionally equivalent
- Some supplies might be connected at package level/off-chip

```
set_equivalent -function_only { AVDD VDD1P8 pad_ana_VDD }
set_equivalent -function_only { AVSS pad_AVSS ana_VSS VSS dig_VSS }
```

IEEE STANDARDS ASSOCIATION



Handling Macros

Macro connections

- Analog macros all non-default connections need to specified with connect_supply_net
- Analog model should include pg_pin definitions/related_power_pin/ground_pin definitions
- Special care needs to be taken for macros with internal supplies
 - Does that need additional top level isolation/level-shifting

IEEE STANDARDS ASSOCIATION



SoC Verification





© 2014 Broadcom



Power Aware Simulation



IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

© 2014 Broadcom

IEEE

SoC Test-bench UPF

Set the scope to the test bench
set_design_top top/chip_tb_inst

Load chip upf load_upf \$env(UPF_PATH)/chip/upf/chip.upf -scope u_chip

Global settings -treat all partial on as OFF
set_partial_on_translation OFF

Simstate settings - simulation behavior for a model/library load_simstate_behavior MACRO_LIB -file macro_lib_simsate.upf set_simstate_behavior ENABLE -lib ANA_PLL_LIB -model ANA_PLL

IEEE STANDARDS ASSOCIATION

. . . .



SoC Test-bench



IEEE STANDARDS ASSOCIATION



194

Using UPF for Low Power Design and Verification

© 2014 Broadcom

SoC Test-bench

// Dynamic supplies
always @ (posedge system_clk, negedge por)
begin



IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification



Adopting UPF

Sushma Honnavara-Prasad Principal Engineer Broadcom









IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

© 2014 Broadcom

3 March 2014 197

 Tcl variables, foreach loops, procs could help making the UPF compact and readable For example: find_objects can return a list which a foreach loop could consume to do a certain operation 			
 Try to keep the UPF technology agnostic if possible, this way, it can be paired with technology agnostic RTL and reused. 			
of tool specific commands in a UPF file is not wed per standard. It is possible vendors might allow , but it would make the UPF non-portable. of a pure UPF based solution is recommended			

IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification





IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

© 2014 Broadcom



Adopting UPF*

Shreedhar Ramachandra Staff Engineer Synopsys

SYNOPSYS[®]

* Slides contributed by Jon Worthington





200

Using UPF for Low Power Design and Verification

© 2014 Synopsys

- I) Determine the domains needed by identifying areas of the design that will have different supply needs.
 - Sometimes cells that have the same supply requirements may actually benefit to being in a unique domain if there are other reasons to treat them differently. Such as if they reside in a very different physical regions of the chip, or require a different set of strategies or power states to apply to them.
 - Consider the hierarchy connections between cells of the same domain. Should they really cross a different domain just because they need to traverse logic hierarchy? An extra level of hierarchy my help here.





201

Make sure you build a UPF that is common to both your verification and implementation flow

- you want to verify what you are implementing.

Build the complete power state table –

 In verification you check for the correctness and completeness of your power state table and in implementation, static checking you take the power state table as golden for all the optimization. So start with a complete PST.

Analyze your protection requirements early

 so that you can build generic isolation policies that still give you optimum results without redundant isolation cells.

Check your libraries.

 You should have libraries characterized at all corners based on all the combinations of voltages on the supply nets to make sure that the power intent is implementable and that you have protection cells to meet the requirements of your power intent.

IEEE STANDARDS ASSOCIATION



202

Using UPF for Low Power Design and Verification

3 March 2014

Make sure the power architecture your implement will actually save power.

 Ensure the saved power outweighs the additional power consumed by iso cells, level shifters, and power switches

Make sure the power intent you create aligns with the physical implementation of your design.

 As an example, at the RTL level ISO cells and LS can be specified in a wide range of locations. But in the physical implementation, these cells will require special power connections that can have real impact on the physical design.





Tip: Align Power Domains and Logic Hierarchy

- Multi-element power domains can lead to unexpected "intra-domain" isolation
 create_power_domain RED -elements {A B}
- These can often be avoided with a different approach

create_power_domain RED -elements {.}
create_power_domain BLUE -elements {C}

 Better to align power domains with logic hierarchy if at all possible



Failing that, use -diff_supply_only option or the -source/-sink filters

IEEE STANDARDS ASSOCIATION







204

Where We Go From Here

John Biggs Senior Principal Engineer ARM

ARM®



IEEE

205

Using UPF for Low Power Design and Verification

© 2014 ARM Ltd

IEEE 1801 (UPF) timeline





IEEE STANDARDS ASSOCIATION

Using UPF for Low Power Design and Verification

3 March 2014

IEEE

206

P1801 Work Group Plans

1801-2013 Amendment PAR (2014)

- Project on the agenda for approval at the March 2014 IEEE-SA board meeting
- Correct technical/editorial errors and inconsistencies
- Address a small number of critical enhancements

1801 Full Revision PAR (2015/16)

- Project approved at the June 2013 IEEE-SA board meeting
- Extend scope of "Power Intent" up towards System Level
- Add power modeling and estimation capabilities
 - SAIF integration and extension
- Consider further UPF/CPF methodology convergence
- Enhance and extend Low Power Methodology Annex

IEEE STANDARDS ASSOCIATION



207

System Level Power Intent

- Depends on perspective
 - SW Centric: abstract, task, transaction/event based
 - HW Centric: detailed, component, state/level based
- Bridge the gap
 - **Top down:** Add detail to the abstract SW centric world of system performance modelling.
 - Bottom up: Add abstraction to detailed HW centric world of RTL+UPF implementation
- Extend UPF as far as is appropriate
 - Raise abstraction level of "power intent"
 - Need a better understanding of the system level requirements.
- Working closely with the IEEE Low Power Study Group
 - Helping to coordinate various standard activities in this area
 - Si2/LPC, Liberty, IP-XACT IEEE1666 SystemC

IEEE STANDARDS ASSOCIATION



System Energy Analysis & Optimization



Source: Alan Gibbons, Synopsys Inc.

IEEE STANDARDS ASSOCIATION



209

Using UPF for Low Power Design and Verification

© 2014 Synopsys

System Level Power Subcommittee

Formed Feb 2014

- 18 people from 11 Entities, Chair: Alan Gibbons, Synopsys
- Requirements gathering phase
 - Focus on Virtual Prototyping
- Face2Face meeting April 8/9/10th in UK

Near term objectives:

- Identify practical use models
- Determine accuracy and granularity requirements
- Scope and extent of standardisation?
 - Power model structure, consumption data, activation, interfaces...
- Evaluate feasibility of extending 1801 to meet requirements
 - Deliver proposal on specific extensions to 1801 Work Group
- Develop and prototype specific examples





