

SVA Advanced Topics: SVAUnit and Assertions for Formal



SystemVerilog Assertions Verification with SVAUnit

Andra Radu

Ionuț Ciocîrlan





- **Tutorial Topics**
- Introduction to SystemVerilog Assertions (SVAs)
- Planning SVA development
- Implementation
- SVA verification using SVAUnit
- SVA test patterns



Introduction to SystemVerilog Assertions (SVAs)



• What is an assertion?

assert (a |-> b)
else \$error("Assertion failed!")

• What is a property?

```
property p_example;
 a |-> b
endproperty
```





else `uvm_error("ERR", "Assertion failed")



• Immediate

```
assert (expression) pass_statement
[else fail_statement]
```

Concurrent





- In a verification component
- In a formal proof kit
- In RTL generation

"Revisiting Regular Expressions in SyntHorus2: from PSL SEREs to Hardware" (Fatemeh (Negin) Javaheri, Katell Morin-Allory, Dominique Borrione)

For test patterns generation

"Towards a Toolchain for Assertion-Driven Test Sequence Generation" (Laurence PIERRE)



- Fast
- Non-intrusive
- Flexible
- Coverable



Planning SVA Development



- Defined in a document (design specification)
- Known or specified by the designer
- The most common format is of the form cause and effect: antecedent |-> consequent
- Antecedent: \$rose(req)
- Consequent: ##[1:3] \$rose(ack)



• Complex assertions are typically constructed from complex sequences and properties.





Implementation



- Avoid duplicating design logic in assertions
- Avoid infinite assertions
- Reset considerations
- Mind the sampling clock



- Always check for unknown condition ('X')
- Assertion naming
- Detailed assertion messages
- Assertion encapsulation



- Review the SVA with the designer to avoid DS misinterpretation
- Use *strong* in assertions that may never complete:

```
assert property ( req |-> strong(##[1:$] ack));
```

 Properties should not hold under certain conditions (reset, enable switch)

```
assert property (
@(posedge clk) disable iff (!setup || !rst_n)
        req |-> strong(##[1:$] ack)
);
```



Avoid overlapping assertions that contradict each other





• Use the \$sampled() function in action blocks





• AMBA APB protocol specification:



The bus only remains in the SETUP state for one clock cycle and always moves to the ACCESS state on the next rising edge of the clock.



• Antecedent (the SETUP phase)

sequence setup_phase_s;
 \$rose(psel) and \$rose(pwrite)
 and (!penable) and (!pready);
endsequence



• Consequent (the ACCESS phase)

```
sequence access_phase_s;
  $rose(penable) and $rose(pready) and
  $stable(pwrite) and $stable(pwdata)and
  $stable(paddr) and $stable(psel);
endsequence
```



• The property can be expressed as:

```
property access_to_setup_p;
  @(posedge clk) disable iff (reset)
  setup_phase_s |=> access_phase_s;
endproperty
```

• The assertion will look like:

assert property (access_to_setup_p)
else `uvm_error("ERR", "Assertion failed")



Does It Work as Intended?



SVA Verification with SVAUnit







- Structured framework for Unit Testing for SVAs
- Allows the user to decouple the SVA definition from its validation code
- UVM compliant package written in SystemVerilog
- Encapsulate each SVA testing scenario inside an unit test
- Easily controlled and supervised using a simple API





- SVAUnit Testbench
- Enables SVAUnit
- Instantiates SVA interface
- Starts test
- SVAUnit Test
- Contains the SVA scenario
- SVAUnit Test Suite
- Test and test suite container



• AMBA APB protocol specification:



The bus only remains in the SETUP state for one clock cycle and always moves to the ACCESS state on the next rising edge of the clock.



Example APB Interface

interfac	<mark>e</mark> apb_if	(input	pc]	_k);
logic				psel;
logic				pwrite;
logic				penable
logic				<pre>pready;</pre>
logic	[`ADDR_W	IDTH-1	:0]	paddr;
logic		אדסדא_1	:01	pwdata;

APB sequences definitions

APB property definition

APB assertion definition

endinterface





• Antecedent (the SETUP phase)

sequence setup_phase_s;
 \$rose(psel) and \$rose(pwrite)
 and (!penable) and (!pready);
endsequence



Consequent (the ACCESS phase)

```
sequence access_phase_s;
  $rose(penable) and $rose(pready) and
  $stable(pwrite) and $stable(pwdata)and
  $stable(paddr) and $stable(psel);
endsequence
```

APB Property & Assertion CONFERENCE AND EXHIBITION UNITED STATES

• The property can be expressed as:

```
property access_to_setup_p;
  @(posedge clk) disable iff (reset)
  setup_phase_s |=> access_phase_s;
endproperty
```

• The assertion will look like:

assert property (access_to_setup_p)
else `uvm_error("ERR", "Assertion failed")

CONFERENCE AND EXHIBITION UNITED STATES EXAMPLE OF SVAUNIT EXAMPLE OF SVAUNIT EXAMPLE OF SVAUNIT EXAMPLE OF SVAUNIT EXAMPLE OF SVAUNIT





CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION UNITED STATES Enable SVA and Initialize Signals

// Enable the APB SVA

vpiw.disable_all_assertions();

vpiw.enable_assertion("APB_PHASES");

// Initialize signals

```
task initialize_signals();
apb_vif.paddr <= 32'b0;
apb_vif.pwdata <= 32'b0;
apb_vif.pwrite <= 32'b0;
apb_vif.pwrite <= 1'b0;
apb_vif.penable <= 1'b0;
apb_vif.psel <= 1'b0;
endtask
```

CONFERENCE AND VERICIATION Generate Setup Phase INITED STATES Conference and exhibition INITED STATES Conference and exhibition Conference and exhibition Stimuli Conference and exhibition Conference and exhibi

pwrite == 1 && psel == 1 && penable == 0 && pready == 0;

// Stimuli for invalid SVA scenario valid == 0 -> pwrite != 1 || psel != 1 || penable != 0 || pready != 0;

CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION UNITED STATES Generate Access Phase Stimuli



```
if (valid_setup_phase)
  if (valid_access_phase)
    vpiw.fail_if_sva_not_succeeded("APB_PHASES",
         "The assertion should have succeeded!");
    else
    vpiw.fail_if_sva_succeeded("APB_PHASES",
         "The assertion should have failed!");
else
vpiw.pass_if_sva_not_started("APB_PHASES",
      "The assertion should not have started!");
```



2/29/2016













UVM_INFO @ 56000 ns [protocol_ts]:	
protocol_ts	
protocol_ts.protocol_test1	
protocol_ts.protocol_test2	
protocol_ts.x_z_suite	
x_z_suite.addr_x_z_test	
x_z_suite.slverr_x_z_test	
x_z_suite.sel_x_z_test	
x_z_suite.write_x_z_test	
x_z_suite.strb_x_z_test	
x_z_suite.prot_x_z_test	
x_z_suite.enable_x_z_test	
x_z_suite.ready_x_z_test	



```
----- protocol ts test suite : Status statistics ------
      protocol ts FAIL (2/3 test cases PASSED)
   *
           protocol ts.x z suite FAIL (0/8 test cases PASSED)
        *
            protocol ts.protocol test2 PASS (13/13 assertions PASSED)
            protocol ts.protocol test1 PASS (13/13 assertions PASSED)
UVM INFO @ 56000 ns [protocol ts]:
       3/3 Tests ran during simulation
                protocol ts.x z suite
                protocol ts.protocol test2
                protocol ts.protocol test1
```



protocol_ts test suite : SVA and checks statistics
AMIQ_APB_ILLEGAL_SEL_TRANSITION_TR_PHASES_ERR 13/13 checks PASSED SVAUNIT_FAIL_IF_SVA_SUCCEEDED_ERR 1/1 times PASSED SVAUNIT_FAIL_IF_SVA_NOT_SUCCEEDED_ERR 2/2 times PASSED SVAUNIT_FAIL_IF_SVA_DOES_NOT_EXISTS_ERR 7/7 times PASSED SVAUNIT_PASS_IF_SVA_IS_ENABLE_ERR 3/3 times PASSED
AMIQ_APB_ILLEGAL_SEL_TRANSITION_DURING_TRANSFER_ERR 13/13 checks PASSED SVAUNIT_FAIL_IF_SVA_NOT_SUCCEEDED_ERR 1/1 times PASSED SVAUNIT_FAIL_IF_SVA_SUCCEEDED_ERR 2/2 times PASSED SVAUNIT_FAIL_IF_SVA_DOES_NOT_EXISTS_ERR 7/7 times PASSED SVAUNIT_PASS_IF_SVA_IS_ENABLE_ERR 3/3 times PASSED



SVA Test Patterns



• a and b |=> c

```
repeat (test_loop_count) begin
    randomize(stimuli for a, stimuli for b, stimuli for c);
    interface.a <= stimuli for a;</pre>
    interface.b <= stimuli for b;</pre>
    @(posedge an_vif.clk);
    interface.c <= stimuli_for_c;</pre>
    @(posedge interface.clk);
    @(posedge interface.clk);
    if (stimuli for a == 1 && stimuli for b == 1)
      if (stimuli_for_c == 1)
        vpiw.fail_if_sva_not_succeeded("IMPLICATION_ASSERT",
             "The assertion should have succeeded!");
        else
          vpiw.fail if sva succeeded("IMPLICATION ASSERT",
             "The assertion should have failed!");
     else
        vpiw.pass if sva not started("IMPLICATION ASSERT",
             "The assertion should not have started!");
end
```

Multi-thread CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION INITED STATES • \$rose(a) ##[1:4] b |-> ##[1:3] c

```
repeat (test_loop_count) begin
    // Generate valid delays for asserting b and c signals
    randomize(delay_for_b inside {[1:4]}, delay_for_c inside {[1:3]});
    interface.a <= 1i
    repeat (delay_for_b)
      @(posedge interface.clk);
    interface.b <= 1;</pre>
    vpiw.pass if sva started but not finished("MULTITHREAD ASSERT",
             "The assertion should have started but not finished!");
    repeat (delay_for_c)
      @(posedge interface.clk);
    interface.c <= 1;</pre>
    vpiw.pass_if_sva_succeeded("MULTITHREAD_ASSERT",
             "The assertion should have succeeded!");
```

end

Multi-thread CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION Antecedent/Consequent (contd.) • \$rose(a) ##[1:4] b |-> ##[1:3] c

```
repeat (test loop count) begin
    // Generate invalid delays for asserting b and c signals
    randomize(delay for b inside {[0:10]}, delay for c inside {0,[4:10]});
    interface.a <= 1;
    repeat (delay_for_b)
      @(posedge interface.clk);
    interface.b \leq 1i
    vpiw.pass_if_sva_not_succeeded("MULTITHREAD_ASSERT",
             "The assertion should have failed!");
    repeat (delay_for_c)
      @(posedge interface.clk);
    interface.c <= 1;
    if (delay for b < 5)
    vpiw.fail if sva succeeded("MULTITHREAD ASSERT",
             "The assertion should have failed!");
end
```

DVCONFERENCE AND EXHIBITION UNITED STATES

• a |-> b[*1:2] ##1 c

```
repeat (test loop count) begin
    randomize(stimuli for a, stimuli for c, number of b cycles <= 2);
    interface.a <= stimuli_for_a;</pre>
    repeat (number_of_b_cycles) begin
      randomize(stimuli_for_b)
      interface.b <= stimuli_for_b;</pre>
      if (stimuli for b == 1) number of b assertions += 1;
      @(posedge interface.clk);
    end
    if (stimuli_for_a == 1 && number_of_b_assertions == number_of_b_cycles &&
        number_of_b_assertions > 0)
      vpiw.pass_if_sva_started_but_not_finished("IMPLICATION_ASSERT",
           "The assertion should have started but not finished!");
    @(posedge interface.clk);
... // (continued on the next slide)
```

CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION (CONTACL) a |-> b[*1:2] ##1 c

```
// (continued from previous slide)
    interface.c <= stimuli for c;</pre>
    @(posedge interface.clk);
    if (stimuli_for_a == 1)
        if (number_of_b_assertions != number_of_b_cycles ||
            number_of_b_assertions == 0 ||
            stimuli_for_c == 0)
          vpiw.fail_if_sva_succeeded("IMPLICATION_ASSERT",
               "The assertion should have failed!");
        else
          vpiw.fail_if_sva_not_succeeded("IMPLICATION_ASSERT",
              "The assertion should have succeeded!");
end // end of test repeat loop
```

CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION UNITED STATES

• a |-> b[*0:2] ##1 c

```
repeat (test_loop_count) begin
    randomize(stimuli_for_a, stimuli_for_c, number_of_b_cycles <= 2);</pre>
    interface.a <= stimuli for a;</pre>
    repeat (number of b cycles) begin
      randomize(stimuli_for b)
      interface.b <= stimuli_for_b;</pre>
      if (stimuli_for_b == 1) number_of_b_assertions += 1;
      @(posedge interface.clk);
    end
    if (stimuli for a == 1 && number of b assertions == number of b cycles)
        && number of b assertions > 0)
      vpiw.pass_if_sva_started_but_not_finished("IMPLICATION_ASSERT",
           "The assertion should have started but not finished!");
    @(posedge interface.clk);
```

```
... // (continued on the next slide)
```

Pesign and verification Repetition Range with Zero CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION (contd.) • a |-> b[*0:2] ##1 c

```
// (continued from previous slide)
    interface.c <= stimuli for c;
    @(posedge interface.clk);
    if (stimuli_for_a == 1)
        if (number_of_b_assertions != number_of_b_cycles ||
            number_of_b_assertions == 0 ||
            stimuli for c == 0)
          vpiw.fail_if_sva_succeeded("REPETITION_RANGE0_ASSERT",
               "The assertion should have failed!");
        else
          vpiw.fail_if_sva_not_succeeded("REPETITION_RANGE0_ASSERT",
              "The assertion should have succeeded!");
end // end of test repeat loop
```



• a |=> (b ##1 c) or (d ##1 e)

repeat (test_loop_count) begin

randomize(stimuli_for_a, stimuli_for_b, stimuli_for_c, stimuli_for_d, stimuli_for_e);

interface.a <= stimuli_for_a;</pre>

@(posedge interface.clk);

fork

begin

Stimuli for branch: (b ##1 c)

SVA state check based on branch stimuli

end

begin

Stimuli for branch: (d ##1 e)

SVA state check based on branch stimuli

end

join

end

CONFERENCE AND EXHIBITION LINITED STATES Sequence Disjunction (contd.)

• a |=> (b ##1 c) or (d ##1 e)

```
. . .
 // Stimuli for branch (b ##1 c)
 fork
   begin
      interface.b <= stimuli for b;</pre>
      @(posedge interface.clk);
      interface.c <= stimuli for c;</pre>
      @(posedge interface.clk);
      @(posedge interface.clk);
      sva_check_phase(interface.a, interface.b, interface.c);
    end
  join
```

CONFERENCE AND EXHIBITION LINITED STATES Sequence Disjunction (contd.)

• a |=> (b ##1 c) or (d ##1 e)

```
. . .
 // Stimuli for branch (d ##1 e)
 fork
   begin
      interface.b <= stimuli for d;</pre>
      @(posedge interface.clk);
      interface.c <= stimuli for e;</pre>
      @(posedge interface.clk);
      @(posedge interface.clk);
      sva_check_phase(interface.a, interface.d, interface.e);
    end
  join
```

Sequence Disjunction CONFERENCE AND EXHIBITION CONFERENCE AND EXHIBITION INITED STATES • a => (b ##1 c) or (d ##1 e)



Simulator independent!

2/29/2016

Andra Radu - AMIQ Consulting Ionut Ciocîrlan - AMIQ Consulting

57





- SVAUnit is an open-source package released by AMIQ Consulting
- We provide:
- SystemVerilog and simulator integration codes
- AMBA-APB assertion package
- Code templates and examples
- HTML documentation for API

https://github.com/amiq-consulting/svaunit



- SVAUnit decouples the checking logic from SVA definition code
- Safety net for eventual code refactoring
- Can also be used as self-checking documentation on how SVAs work
- Quick learning curve
- Easy-to-use and flexible API
- Speed up verification closure
- Boost verification quality



Thank you!

2/29/2016

Andra Radu - AMIQ Consulting Ionut Ciocîrlan - AMIQ Consulting

60

FORMAL SPECIFICATION, SYSTEM VERILOG ASSERTIONS & COVERAGE

By Calderón-Rico, Rodrigo & Tapia Sanchez, Israel G.



OBJECTIVE

Learn how to define objects by specifying their properties which are formally described.

Using the formal specification for assertion or coverage purposes with real examples and gain comparisons versus other methods as scripting and SystemVerilog always blocks.



3

AGENDA

- I. Introduction
 - Why do we need formal specification?

Formal Specification Components

- Layers of Assertion Language
- Temporal Logic
- II. Language constructs
 - Boolean logic connectors
 Temporal logic connectors
 Sequence Specification
 Sequence Declaration
 Property Declaration

III. Sequence
 Basics
 Sequence construction.
 Temporal logic connectors
 Additional sequence features

USB Examples

IV. Property **Basics** Property construction Examples V. Assertion Language Introduction Assert Language VI. Comparative Results

I - INTRODUCTION

Q

 \frown

WHY DO WE NEED FORMAL SPECIFICATION?

Formal specification languages are used to describe design properties unambiguously and precisely.

Usually properties are written as part of the high level design specifications in a text document. But writing specification in a natural language is ambiguous.

Consider the following typical property specification: Each request should be granted in four clock cycles. This specification is ambiguous:

- Do we count four clock cycles starting from the cycle when the request was issued, or from the next cycle?
- Do we require that the grant is issued during the first four cycles or exactly at the fourth cycle?
- May two requests be served by the same grant or should they be served by two separate grants?

The same specification written in SystemVerilog Asserions(SVA) is unambiguous:

assert property(@(posedge clk) request |-> ##4 grant);

This specification defines a clocked, or concurrent assertion, and it reads: when request is issued, it should be followed by grant in the fourth clock cycle measured from the clock cycle when request was issued.

Because of the formal nature of SVA, specifications can be interpreted by tools, and what is more important, understood by humans. When the specifications are formally defined, there is no place for misunderstanding.

FORMAL SPECIFICATION COMPONENTS



O

Abstract descriptions are aimed to specify an abstract behavior as it defines what happens and when, without specifying how exactly happened.

Abstract descriptions are encapsulated in properties.

A group of properties may describe a complete model.

Application:

Pre-si verification: The model created via formal properties is a way of creating evidence suggesting that a system either does or does not have some behavior.

LAYERS OF SVA ASSERTION LANGUAGE

Values Changing Over Time

Booleans

Ò

Sequences

Properties

Assertion Statements

Action!

Simple Logic Expressions Implication of Sequences

9

TEMPORAL LOGIC



Note: Any temporal logic statement is assumed to be in the context of discrete time, and may or may not be specified in a discrete event context. One can associate temporal logic to a path through the time where a sequence of events occur in a specified order. The events are constructed via Boolean logic.

Kripke structures (nondeterministic finite state machines) set a model to evaluate temporal logic in discrete time.





О

The tree structure can help to unfold a state diagram in order to separate possible different paths.

A single tree branch can be understood as a realization of one possible path through time.





II - LANGUAGE CONSTRUCTS
Definition

The chosen language is SystemVerilog (SV).

SystemVerilog is a unified hardware design, specification, and verification language.

- Abstracts a detailed specification of the design.
- Specification of assertions coverage and testbench verification that is based on manual or automatic methodologies.

The syntax defined in SV is to generate abstract descriptions (properties).

Boolean logic connectors

- and
- or
- Non-temporal implication:

expression 1 -> expression 2 (if 1 then 2)



Distribution:

expression dist { dist_list };

dist_list := dist_item { , dist_item }
dist_item := value_range [dist_weight]
dist_weight := (:= expression) | (:/ expression)

The distribution operator **dist** evaluates to true if the value of the expression is contained in the set; otherwise, it evaluates to false.

Example:

usb_symbol dist {100 := 1, 200 := 2, 300 := 5}

It means **usb_symbol** is equal to 100, 200, or 300 with weighted ratio of 1-2-5.

TEMPORAL LOGIC CONNECTORS

Delay range : ## ## integral_number or identifier ## (constant_expression) ## [cycle_delay_const_range_expression]

Temporal implication: expression 1 => expression 2

Consecutive repetition: [* const_or_range_expression]

Non-consecutive repetition: []

[= const_or_range_expression]

Go-to repetition:

[-> const_or_range_expression]



Sequence declaration:

sequence name [(sequence_variables)] endsequence
 Encapsulates a temporal proposition to make it reusable.

Property declaration:

- property name [(property_variables)] endproperty
- Encapsulates an abstract description to make it reusable.



 \frown

 \frown

III - SEQUENCE





In SV a sequence can be declared in:

- I. a module,
- II. an interface,
- III. a program,
- IV. a clocking block,
- V. a package
- VI. a compilation-unit scope

Example:



x			▼ ♯▼ ▼													
Name Value		Value	2220000 2225000 2225000 2220000 2225000 2255000 2225000 225500000000								2245000		2250000	4		
Ð	Group	p1														
	<u>ا</u>	🕁 basics_c	Success										1			
	B	₽- <mark>!</mark> ⊖ cik_event	E	<u> </u>	Î	Î	Î		Î	↑	1	Î	1		1	
	B		1							1						
⊞- ● B_STATE[2:0]		3	3													
⊕- @ C_STATE[2:0]		2	2													
		- D TRUE	1													
	B	⊕- 🛚 outData[2:0]	3"h6		6			1	3	1	3	2		6		



Sequence Construction

Boolean expression e defines the simplest sequence – a **Boolean sequence**

This sequence has a match at its initial point if e is true
 Otherwise, it does not have any satisfaction points at all



Temporal logic connector

Sequences can be composed by concatenation. The concatenation specifies a delay, using ##. It is used as follows:

integral_number or identifier

(constant_expression)

[cycle_delay_const_range_expression]

cycle_delay_const_range_expression := const:const or const:\$

\$ represents a non-zero and finite number

Example: r ##1 s

There is a match of sequence "r ##1 s" if there is a match of sequence r and there is a match of sequence s starting from the clock tick immediately following the match of r

clock ticks



Sequence fusion:

r ##0 s

The fusion of sequences \mathbf{r} and \mathbf{s} , is matched if for some match of sequence \mathbf{r} there is a match of sequence \mathbf{s} starting from the clock tick where the match of \mathbf{r} happened



Multiple Delays:

r **##**n s

r is true on current tick, **s** will be true on the **n**th tick after **r**

Example:	(r $($ s $)$	
r ## 2 s	clock ticks	







Example:

 \cap

a ##2 b ##1 a ##2 b ##1 a ##2 b ##1 a ##2 b ##1 a ##2 b

by simplification the previous sequence results in: (a ##2 b) [*5]

r ##[*M : N] s
Repeat r at least M times and as many as N times consecutively

r ##[*M : \$]

Repeat **r** an unknown number of times but at least M times



Go to Repetition:

r ##1s[->N]##1t

Means **r** followed by exactly N not necessarily consecutive **s**'s with last **s** followed the next tick by t

r ##1 s [->M : N] ##1 t

Means r followed by at least M, at most N s's followed next tick by t

Example: e [->2]



				C1:3164.8									
				REF									
Name Value		Value		3165	3170		3175			3185		3190	<u>É</u>
🕂 GI	roup1												
17		Multiple Attempts									<u> </u>		
		E		<u>î</u>		<u> </u>	<u> </u>	Î	Î	1	Î	Î	<u> </u>
	- I TRUE	1											
	0 r	1->0		ſ									
	0 s	0											
		NA											

Non-Consecutive Repetition

r ## 1 s [= N] ##1 t

Means **r** followed by exactly N not necessarily consecutive **s**'s with last **s** followed sometime by **t**

r ##1 s [= M : N] ##1 t

Means **r** followed by at least **M**, at most **N s**'s followed some time by **t** "**t** does not have to follow immediately after the last **s**"

What does the following sequence mean? a ##1 b [->2:10] ##1 c

0

Watch out for the number of threads!



[->2:10]

How can we interpret the following sequence? a ##1 b [=2:10] ##1 c

And

Ο

The binary operator **and** is used when both operands are expected to match, but the end times of the operand sequences can be different.

It is used as follows:

Sequence A and Sequence B

where both operands must be sequences.



One can say:

- a) The operand sequences start at the same time.
- b) When one of the operand sequences matches, it waits for the other to match.
- c) The end time of the composite sequence is the end time of the operand sequence that completes last.

Example:

(te1 ##2 te2) and (te3 ##2 te4 ##2 te5)

What if the two operands are Boolean expresions? How does the and operation behave?



Intersect

The binary operator intersect is used when both operand sequences are expected to match, and the end times of the operand sequences must be the same. It is used in the same way as the and operation.



One can conclude that the additional requirement on the length of the sequences is the basic difference between and operation and **intersect** operation.

Example:

(te1 ##[1:5] te2) intersect (te3 ##2 te4 ##2 te5)



Or

The operator **or** is used when at least one of the two operand sequences is expected to match. It is used in the same way as the and operation [1].

tel or te2



Throughout

Sequences often occur under the assumptions of some conditions for correct behavior. A logical condition must hold true, for instance, while processing a transaction.

It is used as follows:

expression_or_dist throughout sequence_expr

where an expression or distribution must hold true during the whole sequence.

SequenceStartEndConditionTrueTrueTrueTrueTrue

One can understand the throughout condition as two processes that run in parallel.

Within

The containment of a sequence within another sequence is expressed with the **within** operation. This condition is used as follows:

(sequence_expr) within (sequence_expr)



One can conclude that:

- a)The start point of the match of seq1 must be no earlier than the start point of the match of seq2.
- b)The end point of the match of seq1 must be no later than the end point of the match of seq2.



ADDITIONAL SEQUENCE FEATURES

How can we describe the following condition?

!trdy [*7] within (\$fell(irdy) ##1 !irdy[*8])



I. Detecting and using end point of a sequence could ease to describe a complex sequence that uses the first as a start point.

Example:

sequence s; a ##1 b ##1 c; endsequence

sequence rule;

@(posedge sysclk) trans ##1 start_trans ##1 s.ended ##1 end_trans; endsequence

II. Manipulating data in a sequence.

Example:

USB Examples

Q

 \frown



sequence lfps_zero_detection_c;

@(posedge clk)(

(!oP_txelecidleAux) [*LOW_DURATION_1:LOW_DURATION_2] ##1

(oP_txelecidleAux) [*HIGH_DURATION_1:HIGH_DURATION_2] ##1

(!oP_txelecidleAux)

Endsequence : lfps_zero_detection_c





sequence tseqA_detection_seq; @(posedge clk)(Data == TSEQ_A_SEQUENCE);

endsequence

sequence tseqB_detection_seq; @(posedge clk)(Data == TSEQ_B_SEQUENCE

li

endsequence

equence tseq_detection_seq; @(posedge clk)(tseqA_detection_seq ##1 tseqB_detection_seq ##1 tseqA_detection_seq ##1 tseqA_detection_seq

endsequence





IV - PROPERTY





Basics

Definition:

A property defines an abstract behavior of the design. The result of property evaluation is either true or false.

The property definition is based on propositional and temporal logic which deal with simple declarative propositions or simple declarative propositions through time respectively.

■ Note: The combination of some propositional/temporal logic elements with **generate for** can leads to first-order logic which covers predicates and quantification.



A predicate resembles a function that returns either True or False.

First-order logic allows reasoning about properties that are shared by many objects, through the use of variables.

First-order logic is distinguished from propositional logic by its use of quantifiers; each interpretation of first-order logic includes a domain of discourse over which the quantifiers range.



□ In SV a property can be declared in:

- a module,
- an interface,
- a program,
- a clocking block,
- a package and a compilation-unit scope [1].

A property declaration by itself does not produce any result.

There are seven kinds of properties: sequence, negation, disjunction, conjunction, if...else, implication, and instantiation (reusable properties).

A property declaration is as follows:

property rule6_with_no_type(x, y);
 ##1 x |-> ##[2:10] y;
endproperty : rule6_with_no_type

Property Construction

Property Type: Sequence

A property that is a sequence evaluates to true if, and only if, there is a nonempty match of the sequence. A sequence that admits an empty match is not allowed as a property.

Example: property prop_seq; @(posedge clk) \$rose(rqst) ##1 \$rose(gnt); Endproperty : prop_seq

Property Type: Negation

For each evaluation attempt of the property, there is an evaluation attempt of property_expr. The keyword **not** states that the evaluation of the property returns the opposite of the evaluation of the underlying property_expr.

Example:

property prop_not; @(posedge clk) not property_expr; endproperty : prop_not

Property Type: Disjunction

A property is a disjunction if it has the form:

property_expr1 or property_expr2

The property evaluates to true if, and only if, at least one of property_expr1 and property_expr2 evaluates to true.

Property Type: Conjunction

A property is a conjunction if it has the form:

property_expr1 and property_expr2

The property evaluates to true if, and only if, both property_expr1 and property_expr2 evaluate to true.

Property Type: If ... Else

A property is an if...else if it has either the form:

if (expression_or_dist) property_expr1

or the form

if (expression_or_dist) property_expr1 else property_expr2

A property of the first form evaluates to true if, and only if, either expression_or_dist evaluates to false or property_expr1 evaluates to true.

A property of the second form evaluates to true if, and only if, either expression_or_dist evaluates to true and property_expr1 evaluates to true or expression_or_dist evaluates to false and property_expr2 evaluates to true.

Property Type: Implication

The implication construct specifies that the checking of a property is performed conditionally on the match of a sequential antecedent.

This clause is used to precondition monitoring of a property expression and is allowed at the property level. The result of the implication is either true or false.

> Antecedent (Sequence)

Consequent (property_expr)

Two forms of implication are provided: overlapped using operator |-> and nonoverlapped using operator |=>. Therefore, a property is an implication if it has either the form (non-temporal)

sequence_expr |-> property_expr

or the form (temporal)

sequence_expr |=> property_expr

Property Type: Instantiation

An instance of a named property can be used as a property_expr or property_spec.

In general, the instance is legal provided the body property_spec of the named property can be substituted in place of the instance, with actual arguments substituted for formal arguments, and result in a legal property_expr or property_spec, ignoring local variable declarations.

Example

I. Objective: Data Transfer Master \rightarrow Target Bus Operation

II. Functional Details:

O

- Data Transfer includes multiple data phases
- Data phase completes on rising edge of clk when irdy && (trdy || stop)
- All signals are active low

The end of a data phase can be expressed as follows:

property data_end; @(posedge mclk) data phase |-> ((irdy=

@(posedge mclk) data_phase |-> ((irdy==0) && (\$fell(trdy) | | \$fell(stop))); endproperty



V. ASSERTION LANGUAGE

 \bigcirc

 \bigcirc

Q

 \frown

(

Q

Q

 \square

 \cap
INTRODUCTION

 \bigcirc

Q

Definition : The assertion language is used to specify the correct behavior of the system under consideration. DUT Assertion Description

Design Under Test (DUT)

DUT Assertion Description DUT Assertion Description Assertions are used to express the design intent. In addition, assertions can be used to provide functional coverage and generate input stimulus for validation. [1]

- By covering properties one can check if a certain design specification was stimulated (functional coverage).
- When the model is restricted to certain assumptions the input stimulus are restricted (generated) as well, i.e. using properties inside constraint blocks to restrict random stimulus generation [1].

With SVA a timing accurate input/output model description for a design (**what**, **when**) can be done, without providing any details about **how** the job is done.



 \cap

- Immediate assertions: Follow simulation event semantics for their execution and are executed like a statement in a procedural block [1].
- **Concurrent assertions:** This assertions are based on clock semantics and use sampled values of variables. This simplify the evaluation of a circuit description [1].



IMMEDIATE ASSERTIONS

If the non-temporal expression evaluates to X, Z, or O, then it is interpreted as being false, and the assertion is said to fail. Otherwise, the expression is interpreted as being true, and the assertion is said to pass.

SystemVerilog syntax:

[label:] assert (<immediate_property> [disable iff <disable_condition>]) <action_block> disable_condition := expression immediate_property := non_temporal_logic_expression | non_temporal_property_name action_block := statement_or_null [else statement]



Severity System Tasks

Because the assertion is a statement that something must be true, the failure of an assertion shall have a severity associated with it. By default, the severity of an assertion failure is *error*.

Other severity levels can be specified by including one of the following severity system tasks in the fail statement:

- **\$fatal** is a run-time fatal.
- **\$error** is a run-time error.
- Swarning is a run-time warning, which can be suppressed in a tool-specific manner.
- Sinfo indicates that the assertion failure carries no specific severity.

The severity system tasks use the same syntax as \$display and they can be used with both immediate and concurrent assertions

ii. CONCURRENT ASSERTIONS

Temporal

- Describe behavior that spans over time.
- The evaluation model is based on a clock.

The values of variables used in the evaluation are the sampled values.

• A predictable result can be obtained from the evaluation.

57

SystemVerilog syntax:

[label:] assert property (property_spec) action_block

See full description [1, A.2.10]

property_spec ::= [clocking_event] [**disable iff** (expression_or_dist)] property_expr



SAMPLING

The values of variables used in assertions are sampled in the Preponed^{*} region of a time slot, and the assertions are evaluated during the Observe^{*} region. Action blocks are scheduled in Reactive region.



For concurrent assertions, the following statements apply:

- It is important to ensure that the defined clock behavior is glitch free. Otherwise, wrong values can be sampled.
- If a variable that appears in the expression for clock also appears in an expression with an assertion, the values of the two usages of the variable can be different. The current value of the variable is used in the clock expression, while the sampled value of the variable is used within the assertion.

VERIFICATION STATEMENTS

A property on its own is never evaluated, it must be used within a verification statement for this to occur. A verification statement states the verification function (intent) to be performed on the property.

 \square

O



The purpose of the **assert** statement is to check the equivalence between the abstract description (property) and the functional description (RTL) during formal analysis and dynamic simulations.

Ensures design correctness

Formal Verification: Mathematically proves the property's correctness

Design Verification: Checks property's correctness for a given simulation trace.

The assert statement follows this syntax:

assert property (property_spec) action_block

See full description [1, A.2.10]

Example:

property abc(a,b,c); disable iff (a == 2) @(posedge clk) not (b ##1 c); endproperty

env_prop: assert property (abc (rst,in1,in2))
\$display("env_prop passed."); else \$display("env_prop failed.");

Assume

The purpose of the assume statement is to allow properties to be considered as assumptions (oriented to external drivers/responders) for formal analysis as well as for dynamic simulation tools.

Specifies requirements for the environment.

Design Verification

- It is treated the same as assertions.
- There is no requirement on the tools to report successes of the assumed properties.

Formal Verification

- Restricts the model.
- The property is considered as a hypothesis to prove the asserted properties

ď

assume property (property_spec) ;

The assume statement follows this syntax:

See full description [1, A.2.10]

No action blocks!!! but messaging is allowed

Example:

A simple synchronous request and acknowledge protocol, where variable *req* can be raised at any time and must stay asserted until *ack* is asserted. In the next clock cycle, both *req* and *ack* must be deasserted.

Properties governing req are as follows:

```
property pr1;
@( posedge clk )
!reset_n |-> !req; // when reset_n is asserted (0),keep req 0
endproperty
```

property pr2; // one cycle after ack, req must be deasserted @(posedge clk) ack |=> !req; endproperty

property pr3; // hold req asserted until and including ack asserted @(posedge clk) req |-> req[*1:\$] ##0 ack; endproperty

The following properties are assumed:

assume_req1: assume property (pr1); assume_req2: assume property (pr2); assume_req3: assume property (pr3); Cover



The purpose of the cover is to monitor properties of the design for coverage, i.e. to count the number of times a property was evaluated (disregarding the result of the evaluation).

The tools can gather information about the evaluation and report the results at the end of simulation. The cover statement follows this syntax:

Example:

O

cover property (@ (posedge clk) !rst throughout req ##1 ack);



VI. COMPARATIVE RESULTS

Formal Temporal Logic

٧S

Scripting

- Just comparing code to represent the sequence model:
 - ~3.5x gain
- Considering the built of coverage, assertion and the sequence encapsulation:
 - ~1.7x gain

Formal Temporal Logic

٧S

Structural Modeling (Scoreboard)

- Just comparing code to represent the sequence model:
 - ~6x gain
- Considering the built of coverage, assertion and the sequence encapsulation:
 - ~3x gain

Additional Multiplication Gain Factor: Each time a library sequence is used!!!

Figure of Merit: Number of Code Lines

2342.40 ns R 5555.20 ns R 5677.97 ns 6256.00 ns 6379.67 ns 7574.40 ns	X_DET:1 0 LFPS 1 LFPS 0 LFPS 1 LFPS 1 LFPS 0 LFPS 0 LFPS 0 LFPS 1 LFPS 1 LFPS 1 LFPS 1 LFPS 1 LFPS 1	Perl required lines to Process a simple sequence of 1's and 0's: 41 Code Lines
12247.81 ns 12915.20 ns 13009.58 ns	LFPS 0 LFPS 1 LFPS 0 LFPS 1 LFPS 0	<u>SV</u> required lines to process a simple sequence of 1's and 0's

74 Code Lines

📑 <u>F</u> ile	ile <u>E</u> dit <u>V</u> iew Si <u>m</u> ulator Signal <u>S</u> cope <u>T</u> race <u>Wi</u> ndow <u>H</u> elp									_ 8 >
	99136 x1ns 🔻 🛛 🚘 😰 🏟 🛛 🏭 🐰 🖳 🛍 🗙 👫 🖊		0 D (6) 🚯 🖓 🖓 🚯 🚯		🔄 🚔 🎬 🛛 🗲 🔺 🗛	ny Edge 📃 💌	1 🛛 🖿	(\ \ \	****
∐ ¤‡	: 😭 🖼 📗 🖬 🐘 🧱 😫 🕶 🖾 🕶 🖾 🕶 🔽 🖪 🗸 🗍 👌 🔍 🔍 🔘 🔘	0 2 0 0 0 0 0 0 0 0 0								
х										
Name	e Value	12000	14000	16000	18000	20000	22000	24000	26000	28000
- Gi	Group1									
	🛙 oneDetected									
	I zeroDetected									
ŧ		0		2 2	2	2	2	2	2	2
	Sroup2									
	0 oP_txelecidleAux									



i,	File Edit View Simulator Signal Scope Trace Window Help							_	Β×
ſ	99136 x1ns 🔻 🛛 🚅 😰 🥐 🎒 🛛 🖧 🖺 🕄 💥 👫		[™] →]] ↓ O	0 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0; 0;	√ 40 € 10 € 10 €	🔐 🃸 🛛 🕹 🎝 Any Edge 📃	1 🛛 🛨 🛨	(\	
100	¥ ¥ = = D = = = = + = + = - = - \ \ \ \ \	002800							-
		<u> 피륫고</u>							
Na	lame Value	12000	_ 14000	18000	20000	22000	26000	28000 30000	
÷	Group2								
	- OP_txelecidleAux	1							
	₽-!⊽Ifps_one_detection_c Multip	le Attempts		↑	<u></u>	<u> </u>	<u> </u>	<u> </u>	
	⊕. !⊕ Ifps_zero_detection_c	Success	1	\uparrow \uparrow \uparrow	<u> </u>	<u> </u>	Î	\uparrow \uparrow	

THANK YOU!

 \cap

 \frown

6

 \bigcirc

 \bigcirc

 \bigcirc