Next Generation Design and Verification Today

Requirements-driven Verification Methodology (for Standards Compliance)

Mike Bartley, TVS



Agenda

Motivation

- Why Requirements Driven Verification?

Introduction to Safety

- The Safety Standards
- What do we need to do? And deliver?
- Supporting Requirements Driven Verification with Advanced Verification Techniques

Tool Support

Advantages of Requirements Driven Verification



An Overview of Verification Approaches



Why Requirements Driven Verification?

Metric Driven Verification

- Allows us to define targets
- And monitor progress

Coverage Driven Verification

- Most common metric driven verification approach
- Code Coverage
- Functional coverage
 - Might be related to features

Feature Driven Verification

- Features MIGHT be related to spec
 - Is that relationship captured?
- Are features related to requirements?

Shouldn't everything we do be related to a requirement?

The metrics can become the end rather than the means to the end

How often have do you chase a coverage goal with limited ROI?



Sequential Development Flow



Shift-Left "Sequential" Development Flow



Safety Standards

- IEC61508: Functional Safety of Electrical/Electronic/Programmable Electronic Safety-related Systems
- DO254/DO178: Hardware/Software considerations in airborne systems and equipment certification
- EN50128: Software for railway control and protection systems
- IEC60880: Software aspects for computer-based systems performing category A functions
- IEC62304: Medical device software -- Software life cycle processes
- ISO26262: Road vehicles Functional safety



Introduction to Safety

The life cycle processes are identified

- Objectives and outputs for each process are described
 - Objectives are mandatory
 - But vary by Integrity Level
 - For higher Integrity Levels, some Objectives require Independence



Key Elements

- Plans & Standards
- Requirements
- Design Specifications
- Reviews and Analyses
- Testing (against specifications)
 - At different levels of hierarchy
 - Test Coverage Criteria
 - Requirements Traceability
 - Independence



Key Deliverables

- Hardware Verification Plan
- Validation and Verification Standards
- Hardware Traceability Data
- Hardware Review and Analysis Procedures
- Hardware Review and Analysis Results
- Hardware Test Procedures
- Hardware Test Results
- Hardware Acceptance Test Criteria
- Problem Reports
- Hardware Configuration Management Records
- Hardware Process Assurance Records



Requirements Engineering Definitions

Requirement:

- 1. A condition or capability needed by a user to solve a problem or achieve an objective
- 2. A condition or capability that must be met or possessed by a system or system component to satisfy a contract, standard, specification or other formally imposed documents
- 3. A documented representation of a condition or capability as in (1) or (2)

[IEEE Std.610.12-1990]

Stakeholder*:

 A stakeholder of a system is a person or an organization that has an (direct or indirect) influence on the requirements of the system

Requirements Engineering:

- Requirements engineering is a systematic and disciplined approach to the specification and management of requirements with the following goals:
 - 1. Knowing the relevant requirements, achieving a consensus among the Stakeholders about these requirements, documenting them according to given standards, and managing them systematically
 - 2. Understanding and documenting the stakeholders' desires and needs, then specifying and managing requirements to minimize the risk of delivering a system that does not meet the stakeholders' desires and needs



Requirements Engineering





Variants, Reuse & Communication





Issues

Conflicts



Comprehension





Data Integrity









Functional Hazard

Function

- What function ensures requirement is achieved

Functional Failures

- No Function
 - HAZARD : Doesn't do what its designed to
- Incorrect Function
 - HAZARD : Incorrectly does an incorrect function

Situational Analysis

- Usage situation when is it likely to happen
- People at risk who can be hurt by a failure



Hazard Level Analysis

Lane Keeping assistant example

Identify hazards

Hazard	:	Doesn't stay in lane
Situation	:	Unintended lane change
UID	:	123
Severity	:	S3
Rationale	:	Unintended change due to speed at which the system is active or required may be life threatening to multiple parties
Exposure	:	E4
Rationale	:	Possibility of occurrence over any frequency or duration of travel in car
Control	:	C3
Rationale	:	May be required override for danger situation - short time scale to consider appropriate other actions and system not reacting to request
ASIL	:	ASIL D



Safety Requirements

Safety goal

The Drivers and other road users shall not be exposed to unreasonable risk due to unintended lane change

Safe State

The Vehicle shall remain in the lane in which they intended Functional goal

Avoid Undemanded Steering

Functional Safety Requirement

System shall detect excessive motor torque



Requirement Quality Gateway

- Requirements are expensive
 - ROI
 - Quality Criteria :
 - Unambiguous
 - Testable (verifiable)
 - Clear (concise, terse, simple, precise)
 - Correct
 - Understandable
 - Feasible (realistic, possible)
 - Independent
 - Atomic
 - Necessary
 - Implementation-free (abstract)
- How do we check for quality
 - Boilerplates
 - Manual inspection (review)
 - model rule checker (if model based)

Committeed to Committeed to Committeed to Committeed to

Shift left



Considerations

- Requirements stages
- Data management
- Where to store/communicate
- Change management
- Visualisation
- Process/Flow
- Communication
- How to prove



Requirements Driven Verification And Test



Variant Management





Supporting Advanced Verification

- Constrained random verification with automated checks based on models or scoreboards, etc.
- Coverage driven verification based on functional coverage models and code coverage metrics.
- Assertion-based verification.
- Formal property based verification.



Supporting Advanced Verification





Tracking



Track Progress on Requirements Signoff





Supporting Hierarchical Verification

- A requirement might be signed off at multiple levels of hierarchy during the hardware development
 - Block
 - Subsystem
 - SoC
 - System
 - Including Software
 - Post Silicon



Tool Support Requirements

- Requirements -> test plan
- Data Integrity, hierarchy, data translation
- Change management instant update
- Live database
- Tailored Documented proof
- Allows reviews of implementation document against test plan
- Mapping
- Test management
- Compliance / Audit Management



asureSIGN Dataflow





asureSIGN[™] Solution Built on UCIS







Next Generation Design and Verification Today

Using UCIS to Combine Verification Data from Multiple Tools

Mike Bartley, TVS



Motivation for UCIS

Verification is hard

- <insert standard slide: 70+%, increasing complexity, yadda, yadda, yadda>

Variety of verification techniques and methods

- Directed and constrained-random simulation
- Formal verification
- Testbench methodologies





Motivation for UCIS

Verification is hard

- <insert standard slide: 70+%, increasing complexity, yadda, yadda, yadda>

Variety of verification techniques and methods

- Directed and constrained-random simulation
- Formal verification
- Testbench methodologies

Design and verification engineers need coverage metrics:

- What has been checked, what remains to be checked?
- How many engineers do we need?
- How much time do we need?
- Where best to direct verification resources?
- What is the best tool or method to efficiently cover problem areas?



Unified Cases and Data Flow

Generate

- Single verification run, single/multiple coverage types
- Multiple verification runs

Access

- Using UCIS Application Programming Interface (API)
- Using Interchange Format (XML Interchange Format)

Analyze

- Report unhit coverage points
- Track progress of coverage over time

Merge

- Across runs, components, tools










asureSign

Defined Reasons in Callback area

UCIS Library

UCIS CALL BACK









UCIS reasons for Callback

- **INITDB**: Start of DB, apply initial settings
- **DU**: Design unit scope
- **TEST**: Test data history object
- **SCOPE**: Scope object
- **CVBIN**: Cover item
- ENDSCOPE: Scope end including design units
- **ENDDB**: End of DB





Cover Items captured based on Classification Criteria



Based on Kind tool captures:

- Individual Cover Items
- Aggregated Cover Items



Cover Items captured based on Classification Criteria





Aggregated Cover Items

Information Captured for each Cover Items using Library







Captured Data from all sources, and relates it to **Requirements via Features and**

Advantages of Requirements Driven Verif

- Requirements Management
- Verification Management
- Project Management
- Impact Analysis
- Product Line Engineering
- Variant Management
- Improved Product Sign-Off



Conclusions #1

Requirements Driven Verification

- Compliance to various hardware (and software) safety standards

- IEC61508: Functional Safety of Electrical/Electronic/Programmable Electronic Safety-related Systems
- DO254/DO178: Hardware/Software considerations in airborne systems and equipment certification
- EN50128: Software for railway control and protection systems
- IEC60880: Software aspects for computer-based systems performing category A functions
- IEC62304: Medical device software -- Software life cycle processes
- ISO26262: Road vehicles Functional safety

- And

- Identify test holes and test orphans
- Track the status of the whole verification effort (planning, writing, execution)
- Build historical perspective for more accurate predictions
- Better reporting of requirements status
- Risk-based testing
- Prioritisation and Risk Analysis
- Filtering Requirements based on Customers and releases
- Impact and conflict analysis



Conclusions #2

 Advanced verification techniques can be deployed in Requirements Driven Verification

- Requirements engineering tools to capture the verification plan & mapping
- Verification management tools to automate collection of results

More info

- CRYSTAL http://www.crystal-artemis.eu/
- White Paper http://www.testandverification.com/wp-content/uploads/tvs-whitepaper-asureSIGN.pdf







Next Generation Design and Verification Today

UVM REG: Path Towards Coverage Automation in AMS Simulations

Kyle Newman, Texas Instruments



Agenda

UVM REG Overview

Automated UVM REG Generation

UVM REG Support Tasks

What are Phantom Coverage Registers (PCRs)?

PCR Testbench Architecture

PCR Usage in Mixed Signal Simulation Environment

Simulation and Coverage Results Examples

Conclusion

Discussion and Feedback



UVM_REG Components



- Set of UVM (System Verilog) register class library
- Register specification spreadsheet
- Automatic generation utilities for creation of UVM register environment
- Provides models for all registers including functional coverage
- Provides all APIs needed to access register model and easily interface to the DVE
- Includes a set of built-in sequences to do basic tests on all registers



Automated UVM REG Generation

NAME DESCRIPTIC	N ADDRESS	SIZE	ACCESS	RESET(VALUE)	RESET(MASK)	FIELDNAME	FIELDOFFSET	WIDTH	FIELD ACCESS	FIELD NAME	FIELD OFFSET	WIDTH	FIELDACCESS
REG_1 GLOBAL	0x01	8	RW	0x00	0xFF	CMD	0	8	RW				
PCR_FSM FSM	0x10	8	RW	0x00	0xFF	STATE	0	8	RW				
PCR_BG_ASSERT BANDGAP_AS	SERT 0x20	5	RW	0x00	0x1F	VALID	4	1	RO	TRIM	0	4	RW





UVM REG Support Tasks

Task	Purpose
write() / read()	Write or read value to DUT through register interface BFM
set() / get()	Zero time access to set or get desired value from the register model
peek() / poke()	Zero time backdoor access to get or set DUT register value using specified hdl path





What are Phantom Coverage Registers (PCRs)?



Phantom Coverage Registers (PCRs) are design verification "only" registers for coverage collection and dynamic stimulus generation



PCR registers are not HW registers but require an hdl_path to be defined to each bit in the PCR as design verification registers



Using peek()/poke() accesses on PCRs in zero time, important DUT (analog & digital) signals can be monitored for DV



Coverage is <u>automatically collected</u> when peek()/poke() accesses are done on PCRs



What are Phantom Coverage Registers (PCRs)? (Cont.)

Unique hdl_paths for each PCR bit provides an <u>extremely</u> <u>flexible</u> yet <u>simple methodology</u> for collecting coverage data

6

5

PCRs are defined in <u>Excel spreadsheet</u> which allows for easy management and quick <u>automatic regeneration</u> of the SV code

PCR bits can <u>represent state</u> of a particular electrical/digital node in the DUT or even a <u>Pass/Fail</u> status from a testbench <u>checker</u> or <u>assertion</u> (PSL or SV)

8

Status bits in PCRs can be accessed or polled by testcases for <u>automatic stimulus adjustment</u> based on DUT state



PCR Testbench Architecture



Benefits of PCR Methodology





Band Gap Testbench Example



This band gap reference has a 4 input trim that with a 10mV range to vary VREF from 1.25V to 1.40V.

This example illustrates how to use the PCR methodology to verify a simple band gap voltage reference.



Stimulus and Coverage Test Cases Example

class bg_test extends uvm_test; uvm_status_e status; uvm_reg regs[\$]; bit [7:0] rval; bit [7:0] data;

top_env env;

.... Standard UVM overhead ... task run_phase(uvm_phase phase); super.run_phase(phase);

phase.raise_objection(this);
// Set HDL path for backdoor register access
env.reg_model.rf.set_hdl_path_root("tb_top.dut");

env.reg_model.rf.PCR_BG_ASSERT.set_coverage(UVM_CVR_REG_BITS);

for(int trim=0;trim<=15;trim++) begin
 env.reg_model.rf.PCR_BG_ASSERT.poke(status, trim);
 #10ns; // Allow time for BG output to stablize
 env.reg_model.rf.PCR_BG_ASSERT.peek(status, rval);
 env.reg_model.rf.sample_values();
 #1us;
end</pre>

phase.drop_objection(this); endtask:run_phase endclass:bg_test Requires uvm_status and data declaration

> hdl_path defined for PCR data

This code represents the basic test case methodology for sampling or depositing data in the PCR for coverage collection and stimulus generation using UVM REG zero time access tasks.

Stimulus generation performed via "poke()" and coverage collected via "peek()" and "sample_data()" PCR tasks



Band Gap Under Test



Notice that assertion failed for BG_TRIM = 9, 10, 14 and 15



Band Gap Under Test with PCR



PCR also captures assertion failure, but now allows secondary cross coverage to be collected between BG_TRIM and BG_VALID signals!



Simulation Results Log File

BG_TRIM value poked into bits 0-3 of PCR

"Peek" reads back 1'b1 in bit 4 indicating BG output is valid

UVM_INFO@10100000: reporter [RegModel]	Poked register "reg_model.rf.PCR_Bub000000000000000000000000000
UVM_INFO@10200000: reporter [RegModel]	Peeked register "reg_model.rf.PCR_BG_ASSERT": 'h0000000000000011
UVM_INFO@20200000: reporter [RegModel]	Poked register "reg_model.rf.PCR_BG_ASSERT": 'h00000000000000002
UVM_INFO@20200000: reporter [RegModel]	Peeked register "reg_model.rf.PCR_BG_ASSERT": 'h00000000000000012
UVM_INFO@101000000: reporter [RegModel]	Poked register "reg_model.rf.PCR_BG_ASSERT": 'h0000000000000000
ncsim: *E,ASRTST (/tb/vunit.pslvlog,11): (time	10100 NS) Assertion tb_top.dut.BG_VREF_ERROR has failed BG VREF FAILURE
UVM_INFO@101100000: reporter [RegModel]	Peeked register "reg_model.rf.PCR_BG_ASSERT": 'h0000000000000000

Assertion Fails and "Peek" reads back 1'b0 in bit 4 indicating BG output is invalid



Dynamic Stimulus Generation



BG_VALID signal is used to adjust current reference when failure occurs

BG_VREF now passes where it previously failed without Dynamic Adjustment!



Coverage Collection

By creating a single PCR that contains both BG_TRIM and BG_VALID, cross coverage can be collected by adding a cross statement to the auto generated coverage code.





PCR Cross Coverage Results

verall Local Grade: 💶 91.67% Fund	ctional Local Grade:	91.67% Cove	erGroup Local Grade: 💶	91.67% As	sertion Local	Grade: n/a		6
over groups		• • • •	Bins of: Ax8 CROSS_TRI	4_OUTPUT				•
(co. filter)	Overall Average Grade	Overall Covered	Ex UNR Name	TRIM	OUTPUT	Overall Average Grade	Overall Covered	Score (no 5h
reg model of REG 1 woov	n/a	0 / 0 (p/a)	Se auto[0] auto[1]	auto[0]	auto[]]	100%	1 / 1 (100%)	1
g reg model.rf.REG 1.rcov	n/a	0 / 0 (n/a)	auto[1].auto[1]	auto[1]	auto[1]	100%	1/1(100%)	1
reg model.rf.PCR FSM.wcov	n/a	0 / 0 (n/a)	auto[2],auto[1]	auto[2]	auto[1]	100%	1/1(100%)	1
g reg model.rf.PCR FSM.rcov	n/a	0 / 0 (n/a)	🛁 auto[3],auto[1]	auto[3]	auto[1]	100%	1/1(100%)	1
reg model.rf.PCR BG ASSERT.wcov	91.67%	30 / 34 (88.24%)	auto[4], auto[1]	auto[4]	auto[1]	100%	1/1(100%)	1
reg model.rf.PCR BG ASSERT.rcov	n/a	0 / 0 (n/a)	auto[5],auto[1]	auto[5]	auto[1]	100%	1/1(100%)	1
			🔒 auto[6], auto[1]	auto[6]	auto[1]	✓ 100%	1/1(100%)	1
			🖕 auto[7], auto[1]	auto[7]	auto[1]	✓ 100%	1/1(100%)	1
			🔒 auto[8], auto[1]	auto[8]	auto[1]	✓ 100%	1/1(100%)	1
			🔒 auto[9], auto[1]	auto[9]	auto[1]	! 0%	0/1(0%)	0
			🔒 auto[10], auto[1]	auto[10]	auto[1]	! 0%	0/1(0%)	0
			🎴 auto[11], auto[1]	auto[11]	auto[1]	2 100%	1/1(100%)	1
			🍚 auto[12], auto[1]	auto[12]	auto[1]	100%	1/1(100%)	1
ing o items			🍟 auto[13], auto[1]	auto[13]	auto[1]	✓ 100%	1/1(100%)	1
ms of: 👙 reg_model.rf.PCR_BG_ASS	ERT.wcov	🗘 🕶 🕂	🔒 auto[14], auto[1]	auto[14]	auto[1]	! 0%	0/1(0%)	0
I Name Ov	erall Average Grade	Overall Covered	🔓 auto[15], auto[1]	auto[15]	auto[1]	! 0%	0/1(0%)	0
(no filter)	(no filter)	(no filter)	•					
	100%	16 / 16 (100%)	Showing 16 items					
🗳 ОПТРИТ 🗧	100%	2 / 2 (100%)	Details of: AX8 CROSS T	ein				
	75%	12 / 16 (75%)						
			Attributes					
						▲ Value		
				(no tilter)			(no filter)	
			unctional Average	Grade		75%		
			Functional Covered			12.0		
			Functional Excluded			0.0		
				inhted Courses		10.0		
			nai Total We	ighte ighte	ye.	12.0		
			Idi TOLAI WE	ignus		10.0		



Conclusion

PCRs can be created in the design planning stage which provides early and accurate coverage metrics

PCRs allow for easier management of assertion based coverage collection

PCRs allows Dynamic Stimulus Generation for critical corner case generation

PCRs leverage existing DV methodologies to make them more efficient and reusable



Contributors

- Asad Khan (MGTS)
- Ravi Makam
- Zhipeng Ye
- Jonathan King
- Paul Howard

All the Business Unit folks who got us to this point!







Next Generation Design and Verification Today

New Developments in UPF 3.0

Erich Marschner, Vice-Chair, IEEE P1801 WG



P1801: IEEE-SA Entity Based Work Group



IEEE 1801 (UPF) timeline






Agenda

Successive Refinement

- Elaborating the UPF 2.0 Concept

Power State Definition and Refinement

- Power State Definition with add_power_state
- Power State Composition

Component Level Power Modeling

- Power States and Power Consumption Functions



UPF 1.0 Design Flow

RTL is augmented with UPF

- To define power management architecture

RTL + UPF verification

- To ensure that power architecture completely supports planned power states of design
- To ensure that design works correctly under power management

RTL + UPF implementation

- Synthesis, test insertion, place & route, etc.
- UPF may be updated by user or tool

NL + UPF verification

- Power aware equivalence checking, static analysis, simulation, emulation, etc.



UPF 1.0 Flow Issues

Power Aware Verification requires complete supply distribution network

Supplies determine when each power domain is on (normal) or off (corrupted)

Supply networks are not defined until system implementation

- Part of integrating the whole system together
- So power aware verification cannot begin until implementation is specified
 - Limits how much the schedule can be shortened by parallel development
 - Must be redone entirely if the design is retargetted to a different technology

And debugging power management issues becomes more difficult

- Is a failure due to
 - Incorrect implementation?
 - A power management architecture flaw?Misuse of an IP block?

 - Some combination of the above?





UPF 1.0 Power Intent Specification





Solution: Partition UPF into Layers

IP Usage Requirements Constraint Configuration UPF - For any given IP block, Implementation UPF UPF - How can this IP be used in a power-managed design? can be - What must the design ensure so the IP block can function checked can be in system correctly? Verified config. can be without used to Power Management Architecture implem. drive the details implem. - For each IP instance in the design, flow - What power states will it be in? **IP** Usage - What state will be retained? **Requirements are** covered in UPF 2.0 What ports will be isolated What control logic will be involved? System Implementation - For the system as a whole, - What technology will be used? These three can be What does this imply about voltages, level shifters, and separated in isolation cell locations? **UPF 2.0** How will power be supplied to the system? -8

Successive Refinement of Power Intent



SYSTEMS INITIATIVE

UPF Command Layers

Constraint UPF

- Atomic power domains
- Clamp value requirements
- Retention requirements
- Fundamental power states
- Legal/illegal states/transitions

Configuration UPF

- Actual power domains
- Additional domain supplies
- Additional power states
- Isolation and Retention strategies
- Control signals for power mgmt

Implementation UPF

- Voltage updates for power states
- Level Shifter strategies
- Mapping to Library power mgmt cells
- Location updates for Isolation
- Supply ports, nets, switches, and sets
- Port states and Power state tables

Constraint Commands

- create_power_domain
- set_port_attributes
- set_design_attributes`
- set_retention_elements
- add_power_state
- describe_state_transition

Configuration Commands

- create_composite_domain...
- create_power_domain -update
- add_power_state -update
- set_isolation.
- set_retention
- create_logic_port
- create_logic_net
- connect_logic_net
- Implementation Commands
 - add_power_state -update
 - set_level_shifter -
 - map_retention
 - use_interface_cell
 - set_isolation -update
 - create_supply_port
 - create_supply_net
 - create_power_switch
 - create_supply_set /
 - associate_supply_set
 - add_port_state
 - create_pst, add_pst_state



UPF 2.0

UPF 1.0

Incremental Verification





Agenda

Successive Refinement

- Elaborating the UPF 2.0 Concept

Power State Definition and Refinement

- Power State Definition with add_power_state
- Power State Composition

Component Level Power Modeling

- Power States and Power Consumption Functions



What is a "Power State"?

A named set of object states

- Each state has a "defining expression"
- It refers to values of the object's "characteristic elements"
- Some characteristic elements may be don't cares for a given state
- Multiple object states may satisfy the defining expression

	Α	В	С
A = = 1'b0 && B = = 1'b0 (A xor B) = = 1'b1	0	0	0
	0	0	1
	0	1	0
	0	1	1
	1	0	0
	1	0	1
A==1'b1 && B==1'b1	1	1	0
	1	1	1

don't cares



S1

S2

S3

Power States as Sets

- Largest set = all possible object states
- Some of these states are legal states
- Subsets represent "more specific" (or more refined) power states
 - Refinement creates subsets by adding more conditions to satisfy
 - The innermost subset containing a given object state represents the most specific power state of that object
- Supersets represent "more general" (or more abstract) power states
- Non-overlapping subsets represent mutually exclusive power states
- Subset containment implies non-mutex power states (subset => superset)





Power State Definition Rules

You can:

- Define (legal) states
- Define explicitly illegal states
- Specify -complete to make undefined states illegal
- Define Definite subset states (existing state AND new condition)
- Define Indefinite superstates ([X]OR of existing states)
- Mark existing legal states illegal

You cannot:

- Create legal states in illegal state space
- Define superstates that are the AND of two or more existing states





Applying These Concepts

- Same level states must be mutually exclusive
- Superstates contain (overlap) substates non-mutex
- These principles allow state partitioning, hierarchical refinement





Defining Hierarchical Power States



Agenda

Successive Refinement

- Elaborating the UPF 2.0 Concept

Power State Definition and Refinement

- Power State Definition with add_power_state
- Power State Composition

Component Level Power Modeling

- Power States and Power Consumption Functions



Power State Dependencies

Instance

- Functional modes as power states
- Based on module states

Module

- Functional modes as power states
- Based on component states, control inputs

■ Composite Domain ↓

- Functional modes as power states
- Based on subdomain states, control inputs

Power Domain

- Operational modes as power states
- Based on supply set states, control inputs

Supply Set

- Supply function combinations as power states
- Based on individual supply function electrical states (and voltages), clock frequency, control inputs

Supply Function

- Electrical states/voltages as power states
- Based upon supply net/port states/voltages
- Determined also by supply_on/off calls from testbench (for unassociated supply sets)

Supply Net

- Electrical states/voltages as power states
- Based upon supply net/port states/voltages
- Determined also by supply net resolution (for resolved supply nets)

Supply Port

- Electrical states/voltages as power states
- Determined by supply_on/off calls from testbench (for primary supply inputs)
- Determined also by power switches (for switch output ports)
- NOT based on port state definitions
 - no way to refer to them today

Named power states (add_power_state) Supply states (supply_net_type values)



Power State References

- Supply Set power states

 can refer to SS function supply states
- Power Domain power states
 - can refer to supply set power states

Composite Domain power states

 can refer to subdomain power states and/or supply set power states

Group power states

 can refer to power states of any object at or below the same scope

Module power states

 can refer to power states of any object at or below the module scope

Instance power states

- inherit (upwards) power states of the instantiated module
- can override legality of a power state for a given instance (make a legal state illegal)



* not showing supply refs to ports/nets or control conditions



Power State Composition

- Fundamental power states of a given object are mutually exclusive
- Power states of two different objects are by default independent
 - All combinations of the legal states of each are legal
- An object that consists of other objects can
 - Define named combinations of the states of its component objects
 - Some of these are fundamental power states and therefore must be mutex
 - Mark a named combination of component objects states as illegal
 - Mark the set of named combinations as complete which makes all others illegal
 - In particular:
 - supply set states define named combinations of supply set function (supply) states
 - domain states define named combinations of the domain's supply set states
 - composite domain states define named combinations of the subdomain states

An object that contains other objects can do the same (UPF 3.0)

- In particular:
 - group power states name combinations of states of objects at/below the group scope
 - module power states name combinations of states of objects in/below the module scope
 - module states become instance states when the module is instantiated

• A legal module state can be marked illegal for a given instance



Example





Agenda

Successive Refinement

- Elaborating the UPF 2.0 Concept

Power State Definition and Refinement

- Power State Definition with add_power_state
- Power State Composition

Component Level Power Modeling

- Power States and Power Consumption Functions



Energy Consumption Varies w/ Usage

Highly dynamic operation of multiple interacting hardware and software components



SYSTEMS INITIATIVE

Need to Model Energy Usage

Baseline CursorA Current CursorB	✓ 10 s ✓ 13 s	CursorA:10 s CursorB:13 s	
Diff = 3 s		10 s 15 s	
∗ pState	0x2		
Image: Power State Trace PowerAnalysis ▼ ♦ Slice By Metric Configure	modem_state(receive) modem_state(transmit) modem_state(standby) modem_state(off)	r r r r r r r r	
Frequency Trace PowerAnalysis	Frequency	200.0 90.0 100.0	
Voltage Trace • PowerAnalysis • PowerAnalysis •	Voltage	1.2 0.9 1.1 	
Image: Power Stats PowerAnalysis ▼ ♦ Sum ▼ ♦ No Slicing Image: Power Stats Image: Power Stats Configure	modem_state = 7.525E10	180,000,000,000 Dynamic energy 120,000,000,000 Dynamic energy 0 D	
✓ Leakage Power Stats ▲ PowerAnalysis ↓ ✓ \$ Sum ↓	modem_state = 2.5E9	2,000,000,000	
 ▼ Total Power Stats PowerAnalysis ▼ \$Sum ▼ \$Slice By Power_State 	modem_state(receive) = 7.2(modem_state(transmit) = 5.1 modem_state(standby) = 5.5 modem_state(off)	180,000,000,000 Total energy 150,000,000,000 120,000,000	
<u>Configure</u> ▼		60,000,000,000 0	



Each State Has Different Power Reqs.





Power Model Components



- Steady states
- Transient states (transitions)
- Power dissipation function per state
 - With relevant parameters
 - o voltage, frequency, event rates, ...
 - Returns Static + Dynamic power
- PVT independent



Power consumption data

- PVT specific parameters
- Characterized or estimated

Power state activation

- Scenario-based or functional simulation based
- Resolution limits overall accuracy of power model

Addressed in UPF 3.0



Modeling Power Consumption in UPF





For More Information On ...

Successive Refinement of UPF Power Intent

- See paper/presentation/poster
 - Successive Refinement: A Methodology for Incremental Specification of Power Intent
 - by A. Khan, E. Quiggley, J. Biggs (ARM); E. Marschner (Mentor Graphics)
 - Session 8: Low Power Verification (Weds 10:00-11:30am; Oak)

Power State Definition and Refinement

- See paper/presentation
 - Unleashing the Full Power of UPF Power States
 - by E. Marschner (Mentor Graphics), J. Biggs (ARM)
 - Session 3: Design (Tues 9:00-10:30am; Monterey/Carmel)

Component Power Modeling

- Join the P1801 Working Group and the System Level Power (SLP) subgroup
 - Visit the web page at http://standards.ieee.org/develop/project/1801.html
 - Or send a request for information to admin@p1801.org







SYSTEMS INITIATIVE