[sv-ec] Mantis 2380 - array assignment compatibility proposal

From: <jonathan.bromley_at_.....>
Date: Sat May 30 2009 - 15:05:28 PDT
I've uploaded a draft proposal to Mantis.

I'm quite concerned about the back-compatibility issue
that was raised by Greg Jaxon - see 
  http://www.eda-stds.org/sv-ec/hm/6818.html

The killer question is: do you know of users who are,
today, exploiting bitstream casting to variable-size
arrays as a way to pack one array into another of
different element type?  Such usages would be broken
under this proposal, and would have to be rewritten
as a streaming concatenation {>>{}}.
-- 
Jonathan Bromley
Consultant

Doulos - Developing Design Know-how
VHDL * Verilog * SystemVerilog * SystemC * PSL * Perl * Tcl/Tk * Project 
Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24 1AW, 
UK
Tel:  + 44 (0)1425 471223                       Email: 
jonathan.bromley@doulos.com 
Fax:  +44 (0)1425 471573                        http://www.doulos.com

--------------------------------------------------------------------------------
Doulos Ltd is registered in England and Wales with company no. 3723454
Its registered office is 4 Brackley Close, Bournemouth International 
Airport,
        Christchurch, BH23 6SE, UK. 

This message may contain personal views which are not the views of
Doulos, unless specifically stated.


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Sat May 30 15:09:09 2009

This archive was generated by hypermail 2.1.8 : Sat May 30 2009 - 15:09:58 PDT