RE: [sv-ec] Ballot issue #182, Mantis 2514: Out of block constraints

From: Brad Pierce <Brad.Pierce_at_.....>
Date: Mon Apr 20 2009 - 15:27:30 PDT
> but does anyone have strong feelings about whether the warning should be mandatory or optional

More generally, should any warnings be mandatory?

-- Brad

-----Original Message-----
From: owner-sv-ec@eda.org [mailto:owner-sv-ec@eda.org] On Behalf Of jonathan.bromley@doulos.com
Sent: Monday, April 20, 2009 3:02 PM
To: sv-ec@eda.org
Subject: [sv-ec] Ballot issue #182, Mantis 2514: Out of block constraints

Every implementation I could try gives a warning
for a constraint prototype with no external body.
One implementation helpfully points out that
it would be legal in an abstract class.

I'll write up this de facto behaviour as a proposal,
but does anyone have strong feelings about
whether the warning should be mandatory or
optional?
--
Jonathan Bromley
Consultant

Doulos - Developing Design Know-how
VHDL * Verilog * SystemVerilog * SystemC * PSL * Perl * Tcl/Tk * Project
Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24 1AW,
UK
Tel:  + 44 (0)1425 471223                       Email:
jonathan.bromley@doulos.com
Fax:  +44 (0)1425 471573                        http://www.doulos.com

--------------------------------------------------------------------------------
Doulos Ltd is registered in England and Wales with company no. 3723454
Its registered office is 4 Brackley Close, Bournemouth International
Airport,
        Christchurch, BH23 6SE, UK.

This message may contain personal views which are not the views of
Doulos, unless specifically stated.



--
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Mon Apr 20 15:28:38 2009

This archive was generated by hypermail 2.1.8 : Mon Apr 20 2009 - 15:29:08 PDT