[sv-ec] Mantis 1707 - bitstream operators ref algorithm

I've uploaded a file to Mantis 1707 that captures, in
pure SV, my understanding of how the {<<{}} and {>>{}}
operators do their re-ordering of bits.

No wonder all you tool implementers are way ahead of
the user drudges like me - it's amazing how doing an 
implementation focuses your attention on what's 
going on, and where the problems lie...  note the 
need to throw an error if the slice size is 
specified to be zero.
-- 
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24 1AW, UK
Tel: +44 (0)1425 471223                   Email: jonathan.bromley@doulos.com
Fax: +44 (0)1425 471573                           Web: http://www.doulos.com

The contents of this message may contain personal views which 
are not the views of Doulos Ltd., unless specifically stated.

-- This message has been scanned for viruses anddangerous content by MailScanner, and isbelieved to be clean.