RE: [sv-ec] RE: 890-5: suggested wording re. output to nets and variables

From: Jonathan Bromley <jonathan.bromley_at_.....>
Date: Tue Feb 13 2007 - 09:24:20 PST
Sorry if it got too long-winded - please (anyone) feel
free to snip appropriately.

> DOUG: This Clause of the LRM uses the term "clocking signal"
> extensively.  The term means "the variable or net associated
> with the clockvar".  We can make that clearer in the beginning
> of the section, I guess.
> 
> I can see you have avoided using the term "clocking signal"
> in all your suggestions.  I think that term is fine, and brief
> than the round-about "the net or variable associated with the
> clocking output" (or similar).

I think it would be great to use "clocking signal" (qualified
as "clocking input signal", "clocking output signal" etc as
necessary) - but I really think it needs rigorous definition
early in the Clause, lest we risk ambiguity whenever it's used. 

If we can craft a suitable up-front definition, then I'd love
to see all my circumlocutions appropriately replaced!
-- 
Jonathan Bromley, Consultant

DOULOS - Developing Design Know-how
VHDL * Verilog * SystemC * e * Perl * Tcl/Tk * Project Services

Doulos Ltd. Church Hatch, 22 Market Place, Ringwood, Hampshire, BH24 1AW, UK
Tel: +44 (0)1425 471223                   Email: jonathan.bromley@doulos.com
Fax: +44 (0)1425 471573                           Web: http://www.doulos.com

The contents of this message may contain personal views which 
are not the views of Doulos Ltd., unless specifically stated.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Tue Feb 13 09:25:10 2007

This archive was generated by hypermail 2.1.8 : Tue Feb 13 2007 - 09:25:25 PST