[sv-ec] LRM Vote

Subject: [sv-ec] LRM Vote
From: David W. Smith (david.smith@synopsys.com)
Date: Thu Apr 24 2003 - 11:12:16 PDT

• Next message: Stuart Sutherland: "[sv-ec] SystemVerilog 3.1 draft 6 available for review"
• Previous message: David W. Smith: "[sv-ec] Draft 6"
• Next in thread: Jeff Freedman: "Re: [sv-ec] LRM Vote"
• Reply: Jeff Freedman: "Re: [sv-ec] LRM Vote"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Greetings,
 
Just a reminder that the vote for sending the LRM to the board closes at
5:00pm Pacific time today.
 
I know that some of you are waiting for the LRM to come out before voting (a
reasonable action). It should be out soon.
 
Regards
David
David W. Smith
Synopsys Scientist

Synopsys, Inc.
Synopsys Technology Park
2025 NW Cornelius Pass Road
Hillsboro, OR 97124

Voice: 503.547.6467
Main: 503.547.6000
FAX: 503.547.6906
Email: david.smith@synopsys.com
 <http://www.synopsys.com/> http://www.synopsys.com

• Next message: Stuart Sutherland: "[sv-ec] SystemVerilog 3.1 draft 6 available for review"
• Previous message: David W. Smith: "[sv-ec] Draft 6"
• Next in thread: Jeff Freedman: "Re: [sv-ec] LRM Vote"
• Reply: Jeff Freedman: "Re: [sv-ec] LRM Vote"
• Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

This archive was generated by hypermail 2b28 : Thu Apr 24 2003 - 11:26:25 PDT