Subject: [sv-ec] Section 19 of Draft - Interfaces
From: Raghuraman R (raghu@ti.com)
Date: Wed Apr 23 2003 - 23:10:53 PDT
Hi,
In the module instantiation section, I have this issue.
If we are having a module having a port say
module dummy (A, B, Y)
input [0:3] A;
input B;
output Y;
endmodule
and we want to instantiate the module dummy with only bit of the port A
instantiated, we need something like this
wire wir1,wir2,wir3;
dummy dummy_inst(.A[1](wir1), .B(wir2), .Y(wir3));
Currently the way to do it is
dummy dummy_inst(.A{,wir1,,,},.B(wir2), .Y(wir3));
But for this, we have to know the size of the port, but I think with the
existing information, one should to be able to instantiate and proceed.
Thanks.
Thanks.
-- Regds,Raghuraman R ASIC Texas Instruments (India) Ltd. Phone : +91-80-5099113 http://www.india.ti.com/~raghu
* Think. *
This archive was generated by hypermail 2b28 : Wed Apr 23 2003 - 23:12:57 PDT