

For Release June 9, 2004

Press Contact: Georgia Marszalek, ValleyPR, (650) 345-7477, Georgia@ValleyPR.com

John Havlicek Receives Accellera Technical Excellence Award for Contributions to Design Automation Standards for Verification

NAPA, Calif., June 9, 2004, — Accellera, the electronics industry organization focused on electronic design automation standards has named John Havlicek the 1st recipient of its annual Technical Excellence Award. The award is being presented today at the organization's open Member meeting at the Design Automation Conference (DAC), Wednesday, 10:00am, room 26A, San Diego Convention Center.

Dr. Havlicek, Principal Staff Scientist, Freescale Semiconductor, Inc., a subsidiary of Motorola, Inc. (NYSE:MOT), receives the 2004 Accellera Technical Excellence Award, based on his outstanding technical contributions to Accellera's Formal Verification Technical Committee (FVTC) and related sub-committees, and for his work on the formal semantics of SystemVerilog Assertions (SVA) and Accellera's Property Specification Language (PSL) as well as their alignment.

"We are very pleased to have one of the outstanding members of our technical committees recognized for achievements that move verification standards forward to benefit the EDA, electronic systems and semiconductor industries," said Dennis Brophy, Accellera chairman. "John's grasp of the fine points of our sophisticated assertion languages and work on their formal semantics has helped us achieve better alignment between SVA and PSL."

About Accellera's Technical Excellence Award & Accellera's Technical Subcommittees

Accellera's Technical Excellence Award recognizes major contributions to the development of Accellera's standards by the organization's technical committee members. Examples of the contributions may include leadership in standardization of new technologies, assuring achievement of standards development goals or identifying opportunities to better serve the needs of the industry through standards. More Award information is located at www.accellera.org/award.html.

Accellera's Technical Subcommittees include Formal Verification, Harmony, Interface, OpenKit (OK), Open Verification Library (OVL), Rosetta, SystemVerilog and Verilog AMS. For information about Accellera's Technical Subcommittees, please visit, <http://www.accellera.org/subcom.html>.

About Accellera

Accellera provides design standards for quick availability and use in the electronics industry. The organization and its members cooperatively deliver much-needed EDA standards that lower the cost of designing commercial IC and EDA products. As a result of Accellera's partnership with the IEEE, Accellera standards are provided to the IEEE standards body for formalization and ongoing change control. For more information about Accellera, please visit www.accellera.org. Accellera is located at 1370 Trancas Street #163, Napa, CA 94558. Phone: (707) 251-9977, Fax: (707) 251-9877, info@accellera.org.

###

Notes to editors: A picture is available on request.

All trademarks and tradenames are the property of their respective holders.