Press Release

Accellera Announces Approval and Publication of System Verilog Standard
New Standard addresses design complexity, improves verification with assertions.

NEW ORLEANS, Lousiana, USA 11 June 2002——Design Automation Conference--Accellera, the EDA organization focused on language-based electronic design standards, today announced that SystemVerilog 3.0 has been approved as an Accellera standard.

SystemVerilog extends the Verilog hardware description language (HDL) to support architectural and behavioral design and system verification with assertions.

“SystemVerilog represents the most significant advancement to the Verilog language, since its acceptance as an IEEE standard,” said Dennis Brophy, Accellera Chairman. “It takes Verilog to the next abstraction level – the architecture and behavioral design of a system – and adds to it powerful assertions that allow designers and system architects to build and verify full systems.”

"Accellera's SystemVerilog standard marks a dramatic enhancement [S1] in the Verilog language’s capability for abstract design, as well as architectural modeling and assertion-based verification. A high degree of user, tool developer and IEEE committee expertise was applied to the task of evolving Verilog to meet exploding design complexity with a robust and effective language standard,” remarked Vassilios Gerousis, Accellera’s Technical Committee Chairman.

“Advances in technology and growing design complexity have made it necessary to move HDLs to the next level to support system design. As a founding member of Accellera, we are pleased to be part of this effort with other users and EDA tool suppliers and encourage design, verification engineers to adopt and deploy SystemVerilog,” commented Shrenik Mehta, Sr. Engineering Manager, Global Testability, Tools and Validation, Sun Microsystems.

What's New
SystemVerilog supports the built-in C types to provide a clear translation to and from C for better encapsulation and code compaction. The C types also give users improved methods to create algorithmic models and advance the abstract syntax a designer can use to create efficient synthesizable code. Other synthesis improvements include enhancements to the “always” block to avoid simulation and synthesis mismatches. With SystemVerilog, designers can also specify intent with their simulation, synthesis and formal verification tools.

To enhance design verification, SystemVerilog adds four procedural assertions, which allows the designer to test Boolean expressions and perform an action based on the expression’s (or sequence of expressions’) value (true or false). Assertions can be added to the design to document the assumptions made by the designer and to facilitate “white box” testing. Assertions can also be outside the design, either in a testbench to check the response of the design to the stimulus, or to control a tool such as a stimulus generator or a model checker.

To improve modeling at the abstract level, SystemVerilog adds interfaces to help model the communication between blocks of a digital system. Communication between blocks of a digital system is a critical area that can affect everything from the ease of RTL coding, to hardware-software partitioning to performance analysis to bus implementation choices and protocol checking.

SystemVerilog’s interface construct was created to encapsulate the communication between blocks, allowing a smooth migration from abstract system-level design to lower-level register-transfer and structural views of the design. By encapsulating the communication between blocks, the interface construct facilitates design reuse.

SystemVerilog Technology Donations
Co-Design Automation, a provider of electronic system simulation, donated its SUPERLOG® Extended Synthesizable Subset (ESS). Co-Design Automation and Real Intent, a provider of formal functional verification systems, donated the SUPERLOG Design Assertion language Subset (DAS).

SystemVerilog Timeline
Accellera’s Verilog ++ and Assertions Technical Committees developed SystemVerilog. An intense effort took place over the last year that was supported by users, Accellera members and EDA tool suppliers. The next step is to prepare the specification for IEEE review.

Price and Availability
The SystemVerilog Language Reference Manual (LRM) is available now from Accellera for $100.00 (USD) for a hardcopy and free for PDF download after June 18, 2002. The download version will be found at www.accellera.org/3.0_LRM.pdf. To order a print version, contact Lynn Horobin at (707) 251-9977 or lynn@accellera.org and/or download the order form at www.accellera.org/pubform.pdf.

About Accellera
Accellera is an electronics industry organization that drives the worldwide development and use of standards required by systems, semiconductor and design tool companies that enhance a language-based design automation process. This includes support of technical groups involved with developing standards for IEEE 1364 (Verilog HDL) and IEEE 1076 (VHDL). For more information, please visit www.accellera.org. For a list of Accellera-supported activities, visit http://www.accellera.org/actitivites

Notes to editors
A quote sheet and graphics are available on request.
Acronyms:
DAS - Design Assertion language Subset
EDA - Electronic Design Automation
ESS - Extended Synthesizable Subset
HDL - Hardware Description Language
IEEE - Institute of Electrical and Electronic Engineers
IEEE 1076 - IEEE VHDL standard
IEEE 1364 - IEEE Verilog HDL standard
RTL - Register Transfer Level
VHDL - VHSIC (Very High-Speed IC) HD

For more information about Accellera:
call (408) 358-9510,
fax (408) 358-3910,
e-mail info@accellera.org

Accellera acknowledges trademarks or registered trademarks of other organizations for their respective products and services.