[sv-bc] RE: [sv-ec] question about integer expression

From: Korchemny, Dmitry <dmitry.korchemny_at_.....>
Date: Wed Apr 01 2009 - 23:00:51 PDT
Shouldn't it be "integral expression"?

Dmitry

-----Original Message-----
From: owner-sv-ec@server.eda.org [mailto:owner-sv-ec@server.eda.org] On Behalf Of John Havlicek
Sent: Thursday, April 02, 2009 2:27 AM
To: sv-bc@server.eda.org; sv-ec@server.eda.org; sv-ac@server.eda.org
Subject: [sv-ec] question about integer expression

Hi Folks:

The LRM uses the phrases "integer expression" and "constant integer
expression" a number of places in Clauses 6, 7, and 11 in describing
indexing into vectors and arrays and bit- and part-selects.

I could not find a definition of "integer expression".

Can anyone comment on whether "integer expression" is intended to
limit the result of the expression evaluation to what can be stored in
the 32-bit integer data type?

I think that the answer should be "no".

There is a presentation of "integer types" in Clause 6.11, and it is
clear that "integer type" is not limited to 32 bits (could be shorter
or longer).

A prompt reply is greatly appreciated,

John Havlicek


--
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.

---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Wed Apr 1 23:05:28 2009

This archive was generated by hypermail 2.1.8 : Wed Apr 01 2009 - 23:07:05 PDT