RE: [sv-bc] merge error on timescale

From: Bresticker, Shalom <shalom.bresticker_at_.....>
Date: Thu Jun 05 2008 - 03:08:19 PDT
So now what about tasks that are declared in %unit?

Shalom 

> -----Original Message-----
> From: Steven Sharp [mailto:sharp@cadence.com] 
> Sent: Thursday, June 05, 2008 7:58 AM
> To: sharp@cadence.com; sv-bc@eda.org; Bresticker, Shalom
> Subject: RE: [sv-bc] merge error on timescale
> 
> 
> >From: "Bresticker, Shalom" <shalom.bresticker@intel.com>
> 
> >This implies that if timescales are used, then packages must 
> also have 
> >a timescale defined. Is that really so?
> 
> I believe that is the intent.  Packages can contain delays in 
> tasks, and calls to $time, so their behavior could be 
> surprising if they are using the default timescale and other 
> parts of the design have explicit ones.
> In fact, since the tasks would be called from processes in 
> design units that have explicit timescales, it could be 
> particularly surprising.  The rationale for packages seems 
> the same as for other design elements.
> 
> I don't know whether existing tools are enforcing this.
> 
> Steven Sharp
> sharp@cadence.com
> 
> 
---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.


-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Thu Jun 5 03:10:38 2008

This archive was generated by hypermail 2.1.8 : Thu Jun 05 2008 - 03:11:18 PDT