RE: [sv-bc] udp latch table

From: Bresticker, Shalom <shalom.bresticker_at_.....>
Date: Wed Sep 19 2007 - 07:27:52 PDT
It is typically connected to a clock, though.

Similarly, a flip-flop clock input is really a "load," but it is
typically connected to a clock, so it is often called a clock.

Shalom 

> -----Original Message-----
> From: Jonathan Bromley [mailto:jonathan.bromley@doulos.com] 
> Sent: Wednesday, September 19, 2007 4:08 PM
> To: Bresticker, Shalom; sv-bc@server.eda-stds.org
> Subject: RE: [sv-bc] udp latch table
> 
> > Anyone object to reversing the clock values in the
> [transparent latch UDP] 
> > table?
> > It had me scratching my head when I tried to understand it.
> 
> The real confusion comes from inappropriate use of "clk" 
> to name the transparent latch-enable input.  It's not a clock 
> in any useful sense of the word.
> 
> The example in question is far from alone in making this odd mistake.
> 
> Traditional TTL and similar logic devices often use the 
> symbol "G" for such a latch-enable input.  It's not helpful, 
> but at least it doesn't suggest a clock :-)
> 
> --
> Jonathan Bromley
> 
---------------------------------------------------------------------
Intel Israel (74) Limited

This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Wed Sep 19 07:28:29 2007

This archive was generated by hypermail 2.1.8 : Wed Sep 19 2007 - 07:28:37 PDT