Re: [sv-bc] assignment to input

>I realize that this discussion group is SV but don't we still need
>to be consistant unless otherwise noted.

This forum is also for Verilog, not just for its SystemVerilog
extensions.  As part of the new PAR, the two LRMs will be combined into
a single LRM.

-- Brad