[sv-bc] Figure 9-1 blue arrow

From: Bresticker, Shalom <shalom.bresticker_at_.....>
Date: Sun Jan 01 2006 - 04:50:28 PST
In Figure 9-1, "The SystemVerilog flow of time slots and event regions", there is a blue arrow from after re-inactive to before active.

Should it be there?

If so, why is it blue and what does the arrow represent?

Thanks,
Shalom

Shalom Bresticker
Intel Jerusalem LAD DA
+972 2 589-6852
+972 54 721-1033
I don't represent Intel 
Received on Sun Jan 1 04:50:38 2006

This archive was generated by hypermail 2.1.8 : Sun Jan 01 2006 - 04:51:17 PST