Re: [sv-bc] Non-ANSI port declaration without direction

From: Geoffrey.Coram <geoffrey.coram@analog.com>
Date: Wed Apr 21 2010 - 08:36:12 PDT

Paul -
I'll just mention that I use Verilog-AMS for compact modeling, where the module
actually describes the currents and voltages in a single transistor. In this case,
it doesn't make any sense to try to define the drain of a MOSFET as an "input"
or an "output" and expect a simulator to check it. So, requiring "inout" is just
extra characters.

-Geoffrey

Paul Graham wrote:
> I guess it's too late to complain, but what's the advantage to users in allowing
> a port with no direction to default to inout? Where does the boost in productivity
> come from? Rather than a design aid it just seems like a disabled error check.
>
> Another feature that I can't complain about (though I will :-) is declaring
> a port of an interface type without the 'interface' keyword. The parser
> used to be able to catch common typos like this, but now we have to wait
> until elaboration:
>
> module test(input x, ouput y);
> endmodule
>
> If the 'interface' keyword were required for interface-type ports, then the parser
> would be able to catch this error. This isn't such an onerous requirment for
> the user -- in syntactic terms just think of 'interface' as another port direction
> keyword.
>
> Paul
> ----- Original Message -----
> From: "Surya Pratik Saha" <spsaha@cal.interrasystems.com>
> To: sv-bc@eda.org
> Sent: Wednesday, April 21, 2010 10:42:47 AM
> Subject: [sv-bc] Non-ANSI port declaration without direction
>
> Hi,
> As per SV 2009 LRM section 23.2.2.3 "Rules for determining port kind,
> data type and direction", it is mentioned that "If the direction is
> omitted, it shall default to inout.". May be it is implicitly applied
> only to the ANSI style port declaration. But what is about this case in
> non-ANSI style:
>
> module (x);
> wire x;
> endmodule
>
> Is it not equivalent of :
> module (x);
> inout wire x;
> endmodule
>
> Most of the standard simulator fail for the original case. But what is
> the harm by passing the case considering the port as 'inout'?
>

-- 
This message has been scanned for viruses and
dangerous content by MailScanner, and is
believed to be clean.
Received on Wed Apr 21 08:36:33 2010

This archive was generated by hypermail 2.1.8 : Wed Apr 21 2010 - 08:39:15 PDT