The BNF of SV 3.0 had
const_assignment ::= const_identifier = constant_expression
Shalom
> >SystemVerilog has always allowed non-constant expressions in const
> >initializations.
>
> I went back to the oldest version I could find, and it didn't require
> constant expressions. So I guess my recollection was wrong.
---------------------------------------------------------------------
Intel Israel (74) Limited
This e-mail and any attachments may contain confidential material for
the sole use of the intended recipient(s). Any review or distribution
by others is strictly prohibited. If you are not the intended
recipient, please contact the sender and delete all copies.
-- This message has been scanned for viruses and dangerous content by MailScanner, and is believed to be clean.Received on Mon Apr 5 23:40:27 2010
This archive was generated by hypermail 2.1.8 : Mon Apr 05 2010 - 23:40:31 PDT