View email archives for the history of this mailing list.
systemc-forum - Re: [Systemc-forum] Multiple verilog blocks with SystemC
- To: James Watt <jwatt@xxxxxxx>
- From: David C Black <dcblack@xxxxxxxx>
- Date: Tue, 31 May 2005 11:56:10 -0500
- Cc: Systemc-forum@xxxxxxxxxxx
- Send Email to firstname.lastname@example.org:
- Send new message
- Reply to this message
Any ideas what the problem might be? What does sc_start() do that
might cause a segfault?
sc_start() begins the simulation. It starts the kernel, which
schedules processes (SC_METHOD's & SC_THREAD's) to run.
Does it matter where in the hierarchy your models are?
Whose simulator are you using for the Verilog part?
David C Black
Your innovative SystemC design professional