View email archives for the history of this mailing list.
systemc-forum - RE: [Systemc-forum] calling verlog system task in SystemC
- To: "Chun Lin Zhang" <chun_lin_zhang@xxxxxxxxxxx>, <systemc-forum@xxxxxxxxxxxxxxxxxxx>
- From: "Stuart Swan" <stuart@xxxxxxxxxxx>
- Date: Mon, 14 Apr 2003 11:03:48 -0700
- Send Email to firstname.lastname@example.org:
- Send new message
- Reply to this message
This isn't supported yet in NC-SystemC / Incisive. A simple way to
achieve this is to have a verilog module with an always block that is
sensitive to a signal triggered from the systemc side. When you want
to call the verilog task, assign the task arguments as signals on the
side and trigger the triggering signal. Then on the Verilog side within
block, read the task arguments from the signals and call the task.
From: Chun Lin Zhang [mailto:chun_lin_zhang@xxxxxxxxxxx]
Sent: Thursday, April 10, 2003 10:19 PM
Subject: [Systemc-forum] calling verlog system task in SystemC
Anybody know how to call a verilog system task in SystemC when I
do the co-sim of with NC-SystemC/NC-Verilog?