KMLM List

["Stuart Swan" <stuart@xxxxxxxxxxx>]

Chun Lin-
 
This isn't supported yet in NC-SystemC / Incisive. A simple way to 
achieve this is to have a verilog module with an always block that is
sensitive to a signal triggered from the systemc side. When you want
to call the verilog task, assign the task arguments as signals on the
systemc
side and trigger the triggering signal. Then on the Verilog side within
the always
block, read the task arguments from the signals and call the task.
 
Stuart

        -----Original Message-----
        From: Chun Lin Zhang [mailto:chun_lin_zhang@xxxxxxxxxxx] 
        Sent: Thursday, April 10, 2003 10:19 PM
        To: systemc-forum@xxxxxxxxxxxxxxxxxxx
        Subject: [Systemc-forum] calling verlog system task in SystemC
        
        
        
        Hi, everybody
         
        Anybody know how to call a verilog system task in SystemC when I
do the co-sim of with NC-SystemC/NC-Verilog?
         
        Thanks